

N O T I C E

THIS DOCUMENT HAS BEEN REPRODUCED FROM
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED
IN THE INTEREST OF MAKING AVAILABLE AS MUCH
INFORMATION AS POSSIBLE

Based on the original Microfiche, multiple pages appear to be
missing from this document

HARDWARE SYNTHESIS FROM DDL DESCRIPTION

(NASA-CR-161667) HARDWARE SYNTHESIS FROM
DDL DESCRIPTION Annual Technical Report, 1
Oct. 1979 - 30 Sep. 1980 (Alabama Univ. in
Huntsville.) 181 p HC A09/MF A01 CSCL 09B

N81-19778

Unclass

G3/60 41689

Prepared by

SAJJAN G. SHIVA and ANIL M. SHAH
Computer Science Department
The University of Alabama in Huntsville
Huntsville, Alabama 35807

Second Annual Technical Report
October 1980

for

NAS8 - 33096
DESIGN SYNTHESIS OF DIGITAL SYSTEMS
George C. Marshall Space Flight Center
Alabama, 35812



The University
Of Alabama
In Huntsville

FOREWORD

This is a technical summary of the research work conducted during October 1, 1979 to September 30, 1980 by The University of Alabama in Huntsville towards the fulfillment of the Contract NAS8-33096 from George C. Marshall Space Flight Center, Alabama. The NASA technical officer for this contract is Mr. Robert E. Jones.

ABSTRACT

The details of the digital systems can be conveniently input into the design automation system by means of Hardware Description Language (HDL). The Computer Aided Design and Test (CADAT) system at NASA MSFC is used for the LSI design. The Digital Design Language (DDL) has been selected as HDL for the CADAT System. DDL translator output can be used for the hardware implementation of the digital design. This Thesis addresses problems of selecting the standard cells from the CADAT standard cell library to realize the logic implied by the DDL description of the system.

PRECEDING PAGE BLANK NOT FILMED

TABLE OF CONTENTS

	Page
LIST OF TABLES	vii
LIST OF FIGURES	viii
 Chapter	
1. INTRODUCTION	1
2. HDLS IN HARDWARE DESIGN PROCESS	5
2.1 THE HARDWARE DESIGN PROCESS	5
2.2 COMPUTER HARDWARE DESCRIPTION LANGUAGE	7
2.3 CADAT SYSTEM	10
2.3.1 The Standard Cell Library for CADAT System	11
2.4 SUMMARY	16
3. DIGITAL DESIGN LANGUAGE	17
3.1 THE LANGUAGE	17
3.2 DDL TRANSLATOR (DDLTRN)	19
3.2.1 Data Structures	19
3.2.2 Translation Algorithm	22
3.3 THE SIMULATOR (DDLSIM)	28
3.4 SUMMARY	29
4. THE LOGIC SYNTHESIS ALGORITHM	31
4.1 COMBINATIONAL LOGIC SYNTHESIS ALGORITHM	31
4.1.1 Equation involving Reduction and Selection	36
4.1.2 Constants	36

Chapter		Page
	4.1.3 EXclusive-OR (EX-OR)	38
	4.1.4 Equation with Parenthesis.	38
	4.2 SEQUENTIAL LOGIC SYNTHESIS ALGORITHM.	38
	4.2.1 Memory	40
	4.3 OVERALL SYNTHESIS ALGORITHM	40
	4.4 SUMMARY	42
5.	IMPLEMENTATION DETAILS	43
	5.1 DATA STRUCTURES	43
	5.2 SUPPORT PROGRAMS.	49
	5.3 SUMMARY	61
6.	EXAMPLES	62
	6.1 SEQUENTIAL CIRCUIT.	62
	6.2 SERIAL TWOS COMPLEMENTER.	79
	6.3 MEMORY.	95
	6.4 VARIABLE TIMER.	105
	6.5 MINICOMPUTER.	117
	6.6 SUMMARY	143
7.	CONCLUSIONS.	144
	BIBLIOGRAPHY.	145
	APPENDICES	
	A. SYNTAX DIAGRAMS FOR DDL CONSTRUCTS	147
	B. SYNTAX DIAGRAMS FOR SIMULATOR COMMANDS	155
	C.FLOWCHARTS	159

LIST OF TABLES

Table		Page
1.	CADAT Standard Cell Library (Partial)	15
2.	Flag Integers	23
3.	Codes for Punctuation and Operators	25
4.	Final Implementation	33
5.	Logic Simplification	37
6.	List of Arrays	45
7.	List of Variables	46
8.	Record Format	47
9.	Final Implementation Detail	60

LIST OF FIGURES

Figure		Page
1.	The LSI Design Process	2
2.	Performance Evaluation Flowchart	12
3.	The CADAT System with DDL	14
4.	Hierarchy of DDL Description	18
5.	Digital System Model	20
6.	Implementation for $X=A+B*D+M*N*P+Q*R*S$	35
7.	Implementation for $Y=A*B+C*D+E*F+G*H+I+J$	35
8.	EX-OR Implementations	39
9.	RTE Implementation	39
10.	Memory Module	41
11.	Memory Write Implementation	41
12.	Identifier Table Representation	47
13.	Synthesis Output Tables	48
14.	Driving Buffer Representation	50
15.	Program Structure	51
16.	Implementation of $B*D*M*N*P*Q$	56
17.	Implementation of $Z=A+B$	56
18.	Sequential Circuit	63
19.	Serial Twos Complementer	80
20.	Memory Circuit	96
21.	Variable Timer	106
22.	Minicomputer	118

CHAPTER 1. INTRODUCTION

The details of the digital systems design can be conveniently input into a design automation system by means of Hardware Description Languages (HDL). The use of HDLs in Large Scale Integrated (LSI) circuit design automation is not widespread for the following reasons [1]:

- (1) The difficulty in translating the HDL description into an implementable format, such as the interconnection of standard circuit modules, logic diagram, etc..
- (2) Non-uniform design methodologies: The designer in practice uses a variety of design techniques that can not be clearly identified as top-down or bottom-up methods.
- (3) The time and cost involved in transporting and tailoring the HDL software developed at one design center to another.

The complexity of the LSI circuit is greatly increased due to the advent of Very Large Scale Integration (VLSI). Hence, the breadboard for a VLSI circuit is a VLSI circuit itself. A thorough verification of the VLSI design at the earliest stage in the design cycle is absolutely necessary to minimize the costs of mask fabrication and wafer processing brought about by the later changes in the design. The HDL can be used to provide such high-level verification capability of a VLSI design [1].

The Computer Aided Design And Test (CADAT) system of the National Aeronautics and Space Administration (NASA)/Marshall Space Flight Center (MSFC) is functionally organized as shown in Figure 1 [2]. The designer




Figure 1: The LSI Design Process.

inputs the detail of the Integrated Circuit (IC) to CADAT as a set of standard cells and their interconnections. The standard cell selection is done manually from a standard cell library. This design description is at the logic diagram level. Detailed logic simulation and refinements are carried out on the design. The final design is input to the automatic test pattern generation and placement and routing programs. The IC mask pattern generation is refined interactively and mask analysis and performance simulation are done before fabricating the mask. The last two steps in the IC fabrication are the wafer processing and the final testing [2].

The HDL would help the designer to simulate his design and refine it at a high-level before entering his design into the current system. The logic synthesizer (hardware compiler) would allow automatic selection of the standard cells from the standard cell library and interconnection of these selected cells to realize the logic implied by the HDL description.

The Digital Systems Design Language (DDL) [3] has been selected [4] as the HDL for the CADAT system. The DDL Translator (DDLTRN) [3,4] generates a set of Boolean Equations (BE) and a set of Register Transfer Equations (RTE) from a DDL description of the digital system. This Report addresses the problem of selecting standard cells from the standard cell library and interconnecting these selected cells to realize the logic implied by the BEs and RTEs.

Chapter 2 is a brief review of literature on the Hardware Design Process, HDL and the CADAT system. Chapter 3 summarizes the constructs available in DDL and discusses the translator program DDLTRN. The Hardware Synthesis Algorithm (HSA) is described in Chapter 4. Chapter 5

provides the implementation details of HSA on SEL-32 computer system.

Some design examples are provided in Chapter 6.

CHAPTER 2. HDLS IN HARDWARE DESIGN

This chapter provides a brief review of the Hardware Design methodologies. Uses of HDLs in the design process are identified along with requirements for HDL to be useful in the CADAT system. A brief description of the CADAT system is also given.

2.1 THE HARDWARE DESIGN PROCESS

It is difficult to describe the hardware design process formally, since it is still an art and depends to a large extent on the individual designer and on the specific design problem to be solved. Starting from a set of sometimes vague and incomplete specifications, the designer applies a series of successive improvements until the system can be realized within a given technological environment, or until it is clear that the specifications are not feasible [5].

It is impossible to create a final design at once unless the design is trivial. Two specific approaches to systems design are often recommended. The top-down approach is the approach where the designer divides a problem into a number of interconnected sub-problems. This process is then repeated until a solution to each of the sub-problems is known or until a well-known procedure can be applied to solve these sub-problems. In the bottom-up approach, several elementary components are combined to form more complex ones until the complete system design is achieved. In practice, the designer uses a combination of both the approaches [6].

Formal methods do exist for solving certain problems, such as minimization of combinational circuits [7], or the state assignments for

sequential circuits [8]. However, a "Library" of examples is used by many designers to base their designs. These examples are drawn from the previous design experiences, the literature, or the class-room exposure. The advent of Medium Scale Integration (MSI) and LSI building blocks has magnified this tendency of constructing hardware design by "example" [5,6].

In the early stages of the design cycle more emphasis is placed on the behavior of the system than the structural aspects. In the later stages, the designer adds more and more structural information to the design in progress until the physical design can be implemented using the available components. The design of digital systems usually consists of several levels of refinements. In actual design practice, it is not desirable to predetermine the amount of detail at which a designer should work. The amount of detail is dependent on the technology used to implement a design. The amount of detail varies with the individual designer [6,9]. The levels in which a digital system can be described [2] are shown below:

- (1) Algorithmic level which specifies only the algorithm used by the hardware for the problem solution,
- (2) Processor Memory Switch (PMS) level which describes the system in terms of processing units, memory component, peripherals, and switching networks,
- (3) Instruction level (programming level) where the instructions and their interpretation rules are specified,
- (4) Register transfer level where the registers are system elements, and the data transfer between these registers are specified according to some rule,

- (5) Switching circuit level where the structure consists of an interconnection of gates and flip-flops and the behavior is given by a set of BEs, and
- (6) Circuit level where the gates and flip-flops are replaced by the circuit elements such as transistors, diodes, registers, etc..

2.2 COMPUTER HARDWARE DESCRIPTION LANGUAGE [2]

High Level Languages (HLL) are used by the software designers to express the algorithms in terms of language statements. On the other hand, HDLs are used by the digital circuit designers to describe the system being designed. The parallelism, nonrecursive nature, and the timing issues of the hardware can be easily described by an HDL.

The HDLs differ from the pure sequential nature of a general HLL. An HDL can also be classified as a procedural or a non-procedural language. Each statement in a non-procedural HDL description would contain a label which describes the condition under which the activities described by the statement are to be performed, and hence does not reflect the ordering of the activities. In a procedural HDL description, the statements are ordered. The activities described by the statements are performed in that order [2]. HDLs have been in existence since the early 1980's. However, within the last few years, a serious effort is being made to bring HDLs into the design process as useful tools. The major applications of an HDL [2,5] are listed below:

- (1) Description of the behavior and/or structure of a system.
This provides an accurate communication of the system details among designers and users.
- (2) A convenient documentation tool to generate users manuals,

service manuals, etc..

- (3) Input of the system description into a computer for simulation and design verification at various levels of details.
- (4) Software generation tool at the preprototype levels, thus bridging the Hardware/Software development time gap.
- (5) Convenient incorporation of design changes into the design documentation.
- (6) Designer/user communication interface at the desired level of complexity.
- (7) As the input to an automatic hardware synthesizer.

Several requirements can be imposed on an HDL to be suitable in an IC design automation environment. Some of such requirements are [2,10]:

- (1) The language should serve as a medium at and below the register-transfer level of system description, since the majority of designs call for such a level of detail.
- (2) A translator whose output is amenable to easier logic synthesis and test vector generation is required. A simulation capacity is required. The translator and simulator of HDL shall be written in a HLL for the portability aspect.
- (3) The Language should be easy to learn and remember, since a hardware designer may not be a software expert.
- (4) The design changes should be incorporated into the description and corresponding translation should be done preferably without a complete retranslation. This feature

will be useful for an interactive environment.

- (5) The structural detail provided at any design level varies from designer to designer. The HDL should allow the designer to control the amount of the detail during each design phase.
- (6) The description of the standard cells as system components should be straight-forward. If the system is partitioned by the designer to accomodate the standard cells, this partitioning should be retained by the HDL translator. This will enable a modular hardware synthesis.

The following five criteria were used in selecting a suitable HDL for the CADAT system at NASA-MSFC [2,10]:

- (1) Activity
- (2) Level of description
- (3) Software availability and portability
- (4) Ease of logic generation, and
- (5) Modularity.

Activity criteria requires one to choose an available popular language. The process of improving and adding the newer capabilities to the selected HDL would be aided by the active interest of the other groups in the language. The level of description must be at the register transfer and/or below to aid the LSI design environment. The selected HDL should have a translator and a simulator. The general portability of the CADAT software should be maintained. Any HDL translator oriented towards providing information for a simulator, collects and rearranges the combinational logic and register transfers. Easier logic

generation must be possible from this intermediate translated description. The HDL description should be modular enough to reflect the modularity of the hardware, to enable easier understanding and modular design verification [2,10].

Among a field of more than 40 HDLs that are recently reported, only 4 prominent HDLs (Computer Design Language (CDL), A Hardware Programming Language (APHL), Digital Systems Design Language (DDL), and Instruction Set Processor (ISP)) passed activity criterion. These were further compared and analyzed with respect to the other criteria and the DDL was chosen [10,11], for the CADAT system.

2.3 CADAT SYSTEM [12,13]

The CADAT system of NASA-MSFC is used in the design and fabrication of ICs and evaluation of IC design in newer technologies. The CADAT system consists of 3 subsystems: Layout subsystem (LAYOUT), Evaluation subsystem (EVAL), and Design intent subsystem (LOGIC). The intended logic is input to logic, which generates the stimuli and expected performance data required by the EVAL and layout data for the LAYOUT. LOGIC consists of pre-processor (NTRAN), a post-processor (TPGITF), and a logic simulator (LOGSIM). The NTRAN accepts data in cell net format and provides circuit model data for the Test Pattern Generation (TPG) and LOGSIM. The TPG post-processor (TPGITF) automatically supplies stimuli to the LOGSIM and The Field Effect Transistor logic simulator (FETLOG). LOGSIM outputs the expected performance of the intended design to the EVAL. EVAL also requires the mask geometries as input to provide the performance data. The first program of EVAL is the Mask Analysis Program (MAP), which looks at the geometric blocks on all mask levels and determines where transistors, feed-throughs, con-

ductors, guard-bonds, etc., exist. The MAP program redescribes the same mask pictures in terms of geometries tagged with their functions. These tagged geometries, together with definition of the process rules are checked for errors by MAP. MAP program also describes the circuitry on the masks in nodal format. This nodal data, together with the functionally tagged geometries are passed along to the Disjunct Analyzer (DJANAL) program. The DJANAL groups transistor circuits into the disjunct circuits for use by the FETLOG simulator. The stimuli from LOGIC is also input to the FETLOG. The performance evaluation flow is shown in Figure 2 [12].

The details of the design process discussed in Chapter 1 are shown in Figure 3 [2,13]. The DDL would help the designer to simulate his design and refine it at high level before entering his design into the current system. The Logic Synthesizer (DDLSYN) would allow automatic selection of the standard cells from the cell library and interconnection of these selected cells to realize the logic implied by the DDL description.

2.3.1 The Standard Cell Library for CADAT System

The standard cell library is an open-ended collection of logic circuits implemented with the Complementary Metal Oxide Semiconductor (C-MOS) technology. All standard cells have been defined, designed, topologically configured, analyzed, and then permanently stored for future use on magnetic tape. The present library is quite extensive and is designed to meet the present and anticipated C-MOS implementation needs. It is also possible to define and design new cells to meet unique future system requirements in the most efficient manner possible [13].




Figure 2: Performance Evaluation Flowchart.




Figure 2: (Concluded)




Figure 3: The CADAT System with DDL

MANUAL

PROGRAM

Table 1 - CADAT Standard Cell Library (Partial)

Cell No.	Type	No. of Devices	Cell Width (mils)	Function	Literals/Product Pattern (LPP)
1120	2 input NOR	4	5.8	$\overline{A+B}$	1,1
1130	3 input NOR	6	7.7	$\overline{A+B+C}$	1,1,1
1140	4 input NOR	8	9.6	$\overline{A+B+C+D}$	1,1,1,1
1220	2 input NAND	4	5.8	$\overline{A*B}$	2
1230	3 input NAND	6	7.7	$\overline{A*B*C}$	3
1240	4 input NAND	8	9.6	$\overline{A*B*C*D}$	4
1310	Buffer Inverter	2	3.9	\overline{A}	1
1300	Non-inverting Buffer	4	4.5	A	1
1620	2 input AND	6	5.8	A*B	2
1630	3 input AND	8	7.7	A*B*C	3
1640	4 input AND	10	9.6	A*B*C*D	4
1720	2 input OR	6	5.8	A+B	1,1
1730	3 input OR	8	7.7	A+B+C	1,1,1
1740	4 input OR	10	9.6	A+B+C+D	1,1,1,1
1800	4x2 input AND + 4 x NOR	16	17.2	$\overline{(AB+CD+EF+GH)}$	2,2,2,2
1860	2x2 input AND + 4 input NOR	12	13.7	$\overline{AB+EF+CD}$	2,1,1,2
1870	2x2 input AND + 2 input NOR	8	9.6	$\overline{AB+CD}$	2,2
1890	3x2 input AND + 3 input NOR	12	16.9	$\overline{AB+CD+EF}$	2,2,2
2310	2 input EX-OR	8	7.8	A⊕B	-
1830	D-Flip-Flop	10	8.4	—	—

A partial list of the standard cells available in the CADAT system is given in Table 1. Each standard cell is defined by cell number as in Column 1. One of these standard cells can be used in the logic design by calling the desired cell by the cell number. Column 2 of Table 1 gives the type information for a cell. The number of devices for each cell and the cell width (as a measure of the silicon area needed) are shown in Column 3 and 4 respectively. Column 5 defines function realized by the cell. The last column shows the literals (LPP) in each product term of the function realized by the cell. The LPP with one product term (1,2,3,4) and those containing all 1's (11,111,1111) are single gate realizations. The four cells 2222,2112,222 and 22 realize more complex functions than a gate equivalent [10].

2.4 SUMMARY

A potentially important application of HDLs is as the input to a hardware compiler that automatically translates the high level language description into a logic design. This is extremely useful, since together with a register transfer level simulator, it would allow rapid and accurate hardware design.

CHAPTER 3. DIGITAL DESIGN LANGUAGE

DDL was first introduced in 1967 by Duley and Dietmeyer [3,14]. A Fortran based implementation was done at the University of Wisconsin [15,16]. An Algol based version was implemented by Duley at Hewlett Packard. A PASCAL version based on the Algol version was implemented at Stanford University [5]. The translator (DDLTRN) and Simulator (DDL SIM) are implemented in FORTRAN at NASA-MSFC [4]. The DDLTRN translates a DDL description into a set of BEs and RTEs. The simulator program enables the designer to verify his design at the register transfer level. The output of the DDLTRN is an input to the simulator. The simulator commands enable the designer to control the simulation and input/output data during the simulation.

The language details will be described first. Brief discussion of DDLTRN Data Structure and six phases of translation will be described next, followed by an outline of the DDL SIM.

3.1 THE LANGUAGE [3,4,14]

DDL is a block oriented language. The blocks of a description correspond to the subsystems, parts, etc. of the hardware system [15] being described. For the language details of DDL refer to [3,4,14]. The syntax diagrams for DDL declarations are given in Appendix A. The hierarchy of DDL description is shown in Figure 4. In DDL, the structural facilities (e.g. Register, Terminal, etc.) are explicitly declared. The logical statements can be formed using the available primitive operators (e.g. AND, OR, etc.). The functional specification contains

```

SY
  GLOBAL FACILITIES
  OPERATOR1
  OPERATOR2
  .
  OPERATORn
  AUTOMATION1
    LOCAL FACILITIES
    OPERATOR1
    OPERATOR2
    .
    STATE DECLARATION
    STATE1
    STATE2
    .
    .
    AUTOMATION2
    .
    .
    .
    .
    AUTOMATION3
    .
    .
    .
    .
    .
  ENDSY

```

← Global Operators

← Local Operators

Figure 4: Hierarchy of DDL Description

hardware components for performing logical and arithmetic functions such as adders, counters, etc.

One of the major characteristics of the DDL is its assumption that the digital system is described as a finite state machine. Both data handling and control facilities are found in an automaton. Each automaton of a system is considered to be a finite state machine which exerts control over data facilities. The timing mode of an automaton may be synchronous or asynchronous [14].

If the flow of information to or from a facility is controlled entirely by a single automaton, then that facility is "Local" and considered to be a part of the controlling automaton. If two or more automata exert control over a facility, it is a "Global" facility [14]. All communications between automata will take place via global facilities as shown in Figure 5.

3.2 DDL TRANSLATOR (DDLTRN) [4,15]

The DDLTRN converts the DDL description of the digital system into a Facility table, a set of BE and a set of Conditioned RTE. The facility table is simply a list of the facilities (Registers, Memories, Terminals, Clocks, etc.) and their parameters implied by the DDL description. The logic implied by the DDL description is completely described by the BEs and RTEs generated by the translator. The BEs generated by the translator are in the Sum of Products (SOP) form. The BEs in the DDL description that were not in the SOP form are throughout unchanged by the translator. Data Structures and the Translation Algorithm are described in this section.

3.2.1 Data Structures [15]

The characters of a description are read in the 80 column punched




Figure 5: Digital System Model

card format. As these cards are read, blanks are ignored, and operator symbols are encoded as negative integers. The information provided by declaration statements (e.g. RE, TE, etc.) are accumulated in a facility table. The statements with connection and transfer operators and enclosing DDL syntax are placed in a single linked list. The main data structure consists of a facility table and linked list.

The current dimension of the facility table is 300 [10]. A combination of primary and secondary facilities can not be greater than 200 in a description. The columns of the F (Facility) table hold varying information as translation proceeds. The contents of the table are outlined below [15] (Note: F(I,J)-- Ith row, Jth column of the F table):

F(I,1),F(I,2)--Facility name in 2A4 format.

F(I,3)--Left subscript of RE, TE, DE, etc.

Number of words of memory.

For state entries, pointer to the binary string facility that expresses state assignment.

Third word in A4 format in binary string facilities.

F(I,4)--Right subscript for registers, terminals, etc.

Number of bits per word of memories.

Magnitude of binary strings.

F(I,5)--Total dimension of registers, terminals, etc.. The sign determines whether subscript ascends to the left or right.

Number of bits per word of memories.

Length of binary string.

F(I,6)--Negative entries indicate facility type.

Positive entries are pointers to primary facilities.

F(I,7)--Pointer to the innermost enclosing facility.

F(I,8)--Starting point of facility operation statement.

F(I,9)--End point of condition on operation statement.

F(I,10)--End point of operation statement.

Linked List (LL) of DDLTRN program is an array of dimension 2000.

LL stores operation statements of a description. Unused LL cells are

linked in an available pool. Cells are taken from the top of the available pool to expand the main list. The deleted cells from the main list are linked back at the end of the available pool. Cells of the main list may contain [15]:

- (1) A character in Character format.
- (2) A subscript (integer biased by 201)
- (3) A pointer to the F table (integer in the range 1 to 200),
or
- (4) An encoded operator or punctuation (negative integer).

Several minor data structures are also used in DDLTRN. Input-output routines make use of a 135 word array. A push down stack determines the nesting of declarations. Name entries in the F table are located using 129 word hash array during the early phase of processing. Later this array is used as a general work array [15].

3.2.2 Translation Algorithm [4,15]

DDLTRN program was developed by breaking the translation process into six major subroutines. Each subroutine is referred here as a "Phase." Each phase consists of several minor subroutines. A significant amount of computing time is not consumed for any phase to make a scan, major or minor, of the LL. In addition, a LL or a portion of it is printed by a number of subroutines. These subroutines may be requested to list LL after each or any phase with a suitable Flag declaration whose details are shown in Table 2.

Phase 1

Phase 1 begins with reading a DDL description in a card (80A1) format. During this phase:

- (1) the DDL description is transferred from a card image into

Table 2 - Flag Integers [4]

Flag	Significance	Default
1	Print Source Card Images	Set
2	Print Declared Facilities and Operations	"
3	Print DDL string after Pass 2	Reset
4	" " " " " 3	"
5	" " " " " 4	"
6	" " " " " 5	"
7	" " " " " 6	Set
8	Print F Table after Last Pass	Reset
9	Print Encoded string after Last Pass	"
10	Execute through Pass 2 only	"
11	" " " 3 "	"
12	" " " 4 "	"
13	" " " 5 "	"
14	" " " 6 "	Set

the facility table and LL. All blanks are ignored.

- (2) Punctuation and operator symbols are assigned a negative integer by table look-up according to Table 3.
- (3) <TI>, <RE>, <ME>, <LA>, <TE>, <DE> declarations type entries are removed from the DDL description.
- (4) Declared primary facilities are entered in the facility table.
- (5) Secondary names are also tabulated, but their entries are linked together to the primary name via positive entries in the sixth column.
- (6) Identical primary names defined in the nested or parallel blocks are made unique by appending a double quote (") and integer. Note that identical names in the same blocks are rejected.
- (7) COMMENT declaration and in line comments are also deleted.
- (8) For <SY>, <AU>, <OP>, the name of the facility is entered into the facility table. The facility is pushed onto the stack.
- (9) <BO> type is pushed onto the stack.

Names are tabulated in this phase by packing letters and digits into 2A4 format until punctuation or operator symbol is encountered. The subscript is converted from ASCII character codes to binary, and the total dimension and direction of ascendancy is determined. Note that names in Declared Operations have not yet been examined. (e.g., In the declaration <OP>ADD(3)\$X\$, X has not been examined yet.)

Table 3 - Codes for Punctuation and Operators [4]

Character	Code	Semantics	Character	Code	Semantics
'	-20		\$	-40	Extension
.	-21		[-41	Concatenation
:	-22		^	-42	NOT
;	-23		'	-43	Selection
]	-24	If	*/	-44	AND reduction
!	-26	If (value)	^*/	-45	NAND reduction
#	-27	value	^+ /	-46	NOR reduction
\$	-28	<OP>argument	^@ /	-47	XNOR reduction
(-29		@ /	-48	XOR reduction
)	-30		+ /	-49	OR reduction
<	-31		*	-50	AND
-	-32		^*	-51	NAND
>	-33		^+	-52	NOR
"	-34	not used	^@	-53	XNOR
∞	-35	For	@	-54	XOR
/	-36		+	-55	OR
?	-37	not used	=	-60	Connection
↑	-38	not used	<-	-61	Transfer
—	-39	not used	->	-62	Go to

Phase 2

Syntax reduction begins in this phase. While making the pass over the system description in LL:

- (1) All secondary names appearing on the right of an equal sign in declarations (such as TErMinal, REgister, etc.) are replaced with their primary equivalents.
- (2) All identifiers are replaced with the string they identify.
- (3) All names and binary strings (constants) are encoded (replaced with pointers to their facility table entries).
- (4) Subscript punctuation are deleted and subscript are replaced with identifiable biased integers.
- (5) The syntax of <OP>, <BO>, and <ST> declaration are removed.
- (6) B0olean equations are moved to the head part of their enclosing <SY> and <AU> declarations.
- (7) STate statement syntax is replaced with IF - THEN syntax.
- (8) Compound B0olean expressions serving as conditions on operations are replaced with terminals of unit dimension.
- (9) Operator calls with arguments are transferred to the connection statement.

Note that names in operation statements are packed from A1 to 2A4 format and subscripts are converted to binary.

Phase 3

A single pass is made over the linked list which is now fully encoded and free of all declaration types except SY and AU. During this pass:

- (1) IF - THEN and IF - VALUE conditions are combined and distributed over the members of the set so that each operation

appears as the body of a simple IF - THEN clause.

- (2) GO TO operations are converted to conditional transfers of a constant (the state assignment) to the state sequencing register (the enclosing automaton).
- (3) If the LL scan reveals on <AU> code, the name of the automaton is examined. If the global condition is <TI> facility, that facility is used as the clock variable. If the global condition is a Boolean expression, that expression is formed into a Boolean equation and created terminal is used as clock. (e.g. <AU><AU1:A(1)*A(2):, terminal "1 is created and used as clock where, "1=A(1)*A(2).)

Clocking condition is distributed on all register transfer and memory operations within the Automaton declaration.

At the end of phase 3 system description consists of BEs and conditioned register transfer operations.

Phase 4

Again LL is scanned. The starting point of an operation statement is retained as the statement is scanned in a search for concatenation operators. If no concatenation operator is found, the next operation statement is examined. If the statement includes a concatenation, the scan pointer is set back to the beginning of the statement. Then a second scan is made. All concatenation operators are eliminated by breaking operations into operations on subfacilities formed by partitioning operand facilities according to the dimensions of the concatenation operands. Concatenated operands of reduction operators are not modified by the DDL translator.

Phase 5

It is very useful for two or more connection or transfer statements with identical information sink operands to appear in a description. To obtain the total logic of that sink facility, such portion of the descriptions must be gathered into one connection transfer statement. During phase 5 all connection and transfer operations with the same data sink (left operand) are gathered into one compound operation.

Phase 6

Facilities with subfacilities serving as data sinks of connection and transfer operations are broken into disjoint subfacilities and a right hand side of a connection or transfer operation is formed for each new subfacility. Phase 6 provides the Boolean equations and Register transfer statements from which the system may be synthesized.

Example outputs of each of these phases is provided in Chapter VI and also in [4].

3.3 THE SIMULATOR (DDL SIM) [4,16]

DDL SIM is a program for simulating the digital system described in DDL. The simulator has a simple, powerful and completely free-format command language. This language provides the user with complete control over the simulation process. DDL system description modification(s) are not required during the simulation process. DDL SIM does a thorough error checking of described systems, simulation control statements and the simulation process itself. Self explanatory messages that pin-point errors are issued.

Digital systems to be simulated are first described in DDL. This description is translated by DDL TRN. The BE, RTE and the facility table generated by DDL TRN provide the system description required by the

DDL SIM. The description is pre-processed by the simulator to establish data structures and tables that permit more efficient and controlled simulation. The information for controlling simulation is provided by using simulator command language. The DDL SIM command language consists of twelve different types of declarations for supplying parameters, input data, options and other control information necessary for simulation. The language is largely free of format restrictions. Card images are scanned in turn from left to right. Any declarations may start at any point and end at other points in the card deck. A declaration can be continued on as many cards as necessary. More than one declaration can be supplied on the same card. At the start of a new declaration, the previous declaration is ended automatically. An 'End Of File' statement terminates the simulation. In general, the order of the declaration is not important. More than one declaration of the same type can be used.

Statements of the simulation deck are sequentially processed by the simulator. Each simulator declaration has the general syntax [16]:

<Declaration-id> Body.

Only the first two characters of the Declaration-id are examined by the simulator. All declarations, except the SIMulate have a Body following the heading. The syntax diagrams of the twelve different types of declarations are given in Appendix B. For the details of the simulator command language refer to [4,16].

3.4 SUMMARY

The output of DDL TRN can be used for the hardware implementation of the system. The HSA is described in Chapter 4. Designer simulates design and refines it at a high level using DDL description till all design

errors are corrected. The design now is ready for implementation.

CHAPTER 4. THE LOGIC SYNTHESIS ALGORITHM

The output of DDLTRN consists of BEs corresponding to the combinational logic and RTEs corresponding to the sequential logic of the digital system described in DDL. An algorithm designed to synthesize this system using the CADAT system standard cells is described in this chapter. The algorithm requires that the BEs be in the SOP form. Hence, the BE output of DDLTRN is converted into the SOP form. The RTEs are synthesized in two parts: one corresponding to the CONDITION and the other corresponding to the TRANSFER. This chapter describes the combinational synthesis algorithm first. Next sequential logic synthesis is discussed, followed by the overall synthesis algorithm.

4.1 COMBINATIONAL LOGIC SYNTHESIS ALGORITHM [1]

The combinational logic synthesis algorithm is described below. Let the number of digits in the literal/product pattern (LPP) be n , and K_i is the i^{th} digit of the LPP.

- (1) Scan the Boolean function to be implemented and count the number of literals in each product term to derive the digits of the LPP. Reduce each product term with more than 2 literals into a term with 1 literal (i.e. for $K_i = 3$ or 4, implement using AND cell with proper number of inputs; If $K_i > 4$, implement using more than one AND gate.). Generate LPP for the function from the above derived (and reduced) digits.
- (2) Arrange the LPP in descending order of its component

digits. (e.g. 2121 is arranged as 2211).







- (3) For $n > 4$, LPP is split into several 4-digit units (last unit can have less than 4 digits). Each unit is implemented independently, thus reducing the unit to a 1 in the original LPP. To implement the unit with n digits ($n \leq 4$), it is compared with all the n digit standard cell LPPs. The unit is implemented using the standard cell whose LPP has minimum number of mismatches according to the following rules:

- (a) If the unit is that of a pure SUM term (i.e., $k_i = 1$ for all $i = 1$ to n , $n \leq 4$); implement using OR cell with proper number of inputs. Implement above unit as NOR cell instead of OR cell for the LPP in which $K_i = 2$ for any $i = 1$ to n , $n > 4$. (For example, in the LPP = 22221111 unit 1111 is implemented using 4 input NOR gate).
- (b) If in the unit, $K_i = 2$ for any $i = 1$ to n , $n \leq 4$, the mismatched digit is incremented by 1 to create the standard cell LPP.

Example: 2221 is implemented as 2222.
 2111 is implemented as 2211.
 221 is implemented as 222.
 211 is implemented as 222.
 21 is implemented as 22.

- (4) Final implementation requires different actions for the different LPPs, as summarized in Table 4.
- (a) The output must be inverted for the LPP in which $K_i = 2$ for any $i = 1$ to n , $n \leq 4$.

Table 4 - Final Implementation

n - Number of digits in LPP $K_i = i^{\text{th}}$ digit of LPP, $i = 1$ to n .	
LPP configuration	Implementation
$K_i=1$, for all $i=1$ to n , $n \leq 4$.	
$K_i=1$, for all $i=1$ to n , $n > 4$.	
$K_i=2$, for any $i=1$ to n , $n \leq 4$.	
$K_i=2$, for any $i=1$ to n , $4 < n \leq 16$.	
$K_i=2$, for any $i=1$ to n , $n > 16$.	
$K_i > 2$, for $n=1$	

- (b) The synthesis is complete for the LPP in which $K_i = 1$ for all $i = 1$ to n , $n \leq 4$.
- (c) The stored outputs during step 3 (stored after implementation of every 4-digit unit in which $k_i = 1$ for all $i = 1$ to n , $n > 4$) are implemented using OR cells with the proper number of inputs.
- (d) The stored outputs during step 3 (stored after implementation of every 4-digit unit in which $K_i = 2$ for any $i = 1$ to n , $n > 4$) are implemented using NAND cells with the proper number of inputs. For $n > 16$, only one NAND cell is required, as shown in Table 4). Output of NAND cells are implemented using OR cells with proper number of inputs.
- (e) If LPP is that of a PRODUCT term ($K_i \geq 2$, $n = 1$), implement using AND gates (single or multiple stages).

Note that the above algorithm does not minimize the Boolean function. Only the literals are counted, not the actual number of input variables needed.

Implementation Examples:

$$X = A + B * D + M * N * P + Q * R * S,$$

Step 1	1	2	3	3
	1	2	1	1
Step 2	2	1	1	1
Step 3-b	2	2	1	1
Step 4-a	Output of 2211 must be inverted.			

The above example can be implemented with 1360, two 1630's, and one 1310 cells. The cost is (30 devices, 33 mils) and can be implemented as shown in Figure 6.




Figure 6: Implementation for $X = A + B * D + M * N * P + Q * R * S$




Figure 7: Implementation for $Y = A * B + C * D + E * F + G + H + I + J$

$Y = A*B + C*D + E*F + G + H + I + J,$

Step 1	2	2	2	1	1	1	1
Step 2	2	2	2	1	1	1	1 (no action necessary)
Step 3	2	2	2	2	1	1	1
Step 4-d	Output of 2222 and 111 are input to 2-input NAND.						

The above example can be implemented with one 1800, one 1130, and one 1220 cells. The cost is (26 devices, 30.7 mils) and can be implemented as shown in Figure 7.

4.1.1 Equation involving Reduction and Selection

Terms involving AND-reduction and selection are identified as "decoders" and are replaced with appropriate logic products. The following steps are performed to reduce them to SOP form, which can be synthesized using the above combinational logic synthesis algorithm:

- (1) Synthesize the selection operator by complementing the bits of its left operand if a zero appears in the corresponding position of the right operand.
- (2) Provide the operator defined in the reduction operator between each bit of the selected left operand.

Example: $B = * / A'OD2,$ (A is two bits wide).
 $B = * / A'00,$
 Step-1 $B = * / ^A(1) ^A(2),$
 Step-2 $B = ^A(1) * ^A(2),$

Terms involving only Reduction Operators are also reduced to the SOP form by the above process, except that the selection is not involved.

4.1.2 Constants

Constants do not denote physical entities, but they do affect the treatment of the equations in which they appear. During synthesis constants drop out of the design. Table 5 shows the action taken to remove the constant from the BEs [18].

Table 5 - Logic Simplification [18]

Constant Encoded	Operator	Action taken on constant	Action taken on operator	Action taken on operand
0	*	Removed	Removed	Removed
1	*	Removed	Removed	None
0	+	Removed	Removed	None
1	+	None	Removed	Removed
0	@	Removed	Removed	None
1	@	Removed	Removed	Inverted

Examples:

$A=B*C+D*1D1$	correspond to $A=B*C+D$.
$A=B*C+D*0D1$	correspond to $A=B*C$.
$A=B*C+D@0D1$	correspond to $A=B*C+D$.
$A=B*C+D@1D1$	correspond to $A=B*C+\bar{D}$.
$A=B*C+0D1$	correspond to $A=B*C$.
$A=B*C+1D1$	correspond to $A=1$.

A, B, C, D in the above examples are each 1 bit long.

Example:

$A=B*C+D*1D2$	(A, B, C, D are each two bits)
correspond to the following two equations:	
$A(1)=B(1)*C(1)+D(1)$,	
$A(2)=B(2)*C(2)$.	

4.1.3 EXclusive-OR (EX-OR)

An EX-OR cell is available in the standard cell library. EX-OR is synthesized using this cell as shown in Figure 8 for the examples $X=A@B$ and $Y=A@B@C@D$.

4.1.4 Equations with Parenthesis

If a portion of the BE is in the parenthesis, that portion is synthesized first as in Combinational Synthesis Algorithm. The rest of the equation is synthesized next. For nested parenthesis, innermost parenthesis is synthesized first.

4.2 SEQUENTIAL LOGIC SYNTHESIS ALGORITHM

DDL generates RTE corresponding to sequential logic. Each RTE is of the form:]CONDITION] TRANSFER.

The "CONDITION" and "TRANSFER" portions in turn are BEs. Each of these portions are separately synthesized by using the above algorithm. The "CONDITION" portion provides the clock input; the right hand side of the "TRANSFER" provides the source and the left hand side of the "TRANSFER" provides the destination register. A clocked D flip-flop is assumed for each bit of all the registers.

Example: $]A*P+B*P]K<-A*C+B*D$, implies the logic circuit shown in Figure 9.




Figure 8: EX-OR Implementations




Figure 9: RTE Implementation

4.2.1 Memory

Memory references in the DDL description is of the form $M(MAR)$, where MAR is the same register (assumed to contain the address) in all references to the memory M. The memory references will generate either a Memory Read or a Memory Write signal. The memory reference on the right hand side of the RTE designates a Memory Read, while the memory reference on the left side of the equation designates a Memory Write. The memory model assumed for the synthesis is shown in Figure 10.

Example: $[A * P + B * P] M(MAR) \leftarrow A * MBUS + B * MBUS$. MAR is memory address register. MBUS is the terminal through which Memory Read and Memory Write are performed. The dimension of MAR is a function of the number of words in the memory, and MBUS must have the same number of bits as the memory word. A and B are single bit facilities. The hardware implementation is shown in Figure 11.

4.3 OVERALL SYNTHESIS ALGORITHM

The synthesis algorithm follows the following sequence of actions:

- (1) Memory references from Memory Equations are reduced to Memory READ and WRITE signals.
- (2) RTEs are broken into two BEs corresponding to "CONDITION" and "TRANSFER" portions.
- (3) Equations with Selection and Reduction operators are reduced to SOP form.
- (4) EX-OR operators, constants and parenthesis from the equations are eliminated.
- (5) BEs in SOP form are synthesized using the Combinational Logic Synthesis Algorithm.




Figure 10: Memory Module




Figure 11: Memory Write Implementation

4.4 SUMMARY

An algorithm for selecting standard cells for implementing combinational and sequential logic is presented. The algorithm is suitable for implementation as a computer program. The algorithm is general enough to be useful in any LSI design environment. Logic minimization aspects are not considered, although simplifications are done when constants are involved. The equations from DDLTRN output are implemented one at a time. Similar logic synthesis algorithms for other HDLs are available [19,20].

CHAPTER 5. IMPLEMENTATION DETAILS

The HSA described in Chapter 4 is implemented as a FORTRAN program on SEL-32 computer system of NASA-MSFC Electronics and Controls Laboratory. This chapter provides the implementation details. The data structures used in the program are discussed followed by the details of each of the support programs (subroutines). The program flowcharts are included in Appendix C.

5.1 DATA STRUCTURES

A new subroutine (DDSYN) added to DDLTRN formulates 3-disk resident data files to provide the input required by DDLSYN. The F table is transferred as it is, as the first data file (DATA1). The other two data files (DATA2 and DATA3) are created from LL of DDLTRN. LL is split into DATA2 and DATA3 to separate the mixed formats for subscripts, constants, pointers to facility table and encoded operator symbols (negative integer). Also, DATA2 and DATA3 arrange the BEs and RTEs in a sequence, so that no LL pointer information is required to access these equations. DATA2 file contains the following information for each equation:

- (1) Identifier and operator symbols in the character (A4) format,
- (2) Subscripts as blanks, and
- (3) Constants in the character (A4) format.

DATA3 file contains the following information for each equation:

- (1) Pointer to facility table entry for each identifier and

constant,

- (2) Negative integer for operator symbols as defined in Table 3,

and

- (3) Subscripts biased by 201.

The use of arrays and variables used in the program are described in Table 6 and Table 7 respectively. The arrays QU2 and QU3 constitute the Identifier Table. QU2 contains identifier name in the character (2A4) format and QU3 contains subscript for that identifier in the integer format. Each identifier appearing in the equation is defined in the identifier table. The identifier is replaced in the equation by a pointer pointing to the identifier table entry as shown in Figure 12. There will be one net for each identifier defined in the identifier table. Net contains connectivity information for that identifier (see Figure 13). The generated net file of which each record corresponds to a net (which later can be used as input to the Placement and Routing 2-Dimensional (PR2D) program of the CADAT system) is maintained throughout the synthesis process on the disk to minimize the core usage. The Net is accessed randomly by using the identifier pointer as the record number. The record format for each identifier is shown in Table 8. The first word of the record is the identifier pointer pointing to the corresponding net in the identifier table. The second word of the record gives the number of entries already made. Each entry is made up of cell number and pin number information. Only 10 entries are allowed per record. A driving buffer is provided in the net if it has more than 9 entries. The tenth entry is defined as the input to the driving buffer. Output of the driving buffer is defined as a new identifier in the

TABLE 6 - LIST OF ARRAYS

FACL	- Facility table as described in 3.2.1.
IRE	- Current equation being synthesized in character format.
IDU2	- Current equation being synthesized: (a) A pointer to the facility table for the identifier (b) An encoded operator or punctuation (negative integer) (c) A subscript (integer biased by 201).
ILRL	- Contains each digit of the LPP for the equation being synthesized.
STK	- Stack contains operands in the equation.
NEXT	- Inputs to the selected standard cell are stored here.
QU2	- This array has identifier in the character format.
QU3	- This array has subscript information for the identifier in QU2 (integer format).
GATPE	- Selected standard cell during synthesis are stored here.
SYOU	- The output identifier of selected standard cells after every 4 digits for the unit's of SOP expression.
MSTR	Used for temporary storing equation when equation in parenthesis being synthesized.
ICH	- Current equation being synthesized: (a) A pointer to the identifier in integer format (b) Operator symbols in character format (c) Constants as negative integer.
PCONE	- Common inputs found during synthesis are stored here.
SECL	- Selected standard cells for the first equation of the multibit equation are stored here.
JLRL1	- Number of digits in the LPP of the standard cell.
JLRL2	- LPP (as in column 6 of Table 1) for the standard cell in JLRL1.
JLRL3	- Cell number (as in column 1 of Table 1) for the standard cell in JLRL1.
JMATCH	- Number of matches for the LPP with the standard cell LPP and standard cell number are stored here.
MATCH	- Each digit of the LPP for the unit for which standard cell is to be selected are stored here.

TABLE 7 - LIST OF VARIABLES

TOP	- Stack pointer.
IZ	- Number of digits in LPP being synthesized.
FL	- Set when equation in parenthesis being synthesized.
NLP	- Number of left parenthesis in the equation.
NRP	- Number of right parenthesis in the equation.
COUNT	- Number of product terms in the digit of LPP.
LRAL	- LPP for the equation.
ID	- Number of records allocated in Net table.
IC	- Size of the equation being synthesized.
NEXOR	- Number of EX-OR symbols in the equation.
ICEL	- Number of cells stored in SCEL array.
CELL	- Number of cells selected for the design.
NCEL	- Number of cells selected for the current equation.
POC	- Number of entries in the PCONE.
IPNTR	- Pointer pointing to the equation which will be synthesized next.
NEQ	- Reset when no more equation to be synthesized.
ADD	- Number of equations in the multibit equation.
INPIN	- Input pin number of standard cell.
OU PIN	- Output pin number of standard cell.
ILZ	- Number of digits in standard cell LPP required to select standard cell.
FBIT	- First bit of the multibit equation.
LBIT	- Last bit of the multibit equation.
NBIT	- Number of bits of the equation.
ANDEC	- Number of AND reduction symbols in the equation.
ORDEC	- Number of OR reduction symbols in the equation.
SELC	- Number of selection symbols in the equation.
FL2	- Set, if any digit of LPP is 2.
FLAB	- Set, if LPP is greater than 4.
FLPE	- Set, if equation in parenthesis needed to be inverted.
FRONT	- Number of entries in SYOU array.
RTE	- RTE=2, when condition part of RTE equation is synthesized. RTE=1, when transfer part of RTE equation being synthesized. RTE=0, when equation being synthesized is not RTE.
FLEX	- EX-OR is selected when set.
IRFF	- D-flip-flop is selected if set.
CLK	- Clock input to the flip-flop.
MEMO	- Set, when memory read equation being synthesized.
NDIG	- Maximum number of digits in the standard cell LPP. (NDIG is 4 for current version.)
NBUFR	- Driving buffer is to be provided after number of entries, (NBUFR is 10 for the current version.)

Identifier Table

Identifier Pointer	Identifier
1	X(1)
2	A(1)
3	B(1)

$$X = A * B$$

$$1 = 2 * 3$$

$$\uparrow \quad \uparrow \quad \uparrow$$

Pointer

Figure 12: Identifier Table Representation

Table 8: Record Format

Word		
1		Identifier Pointer
2		Number of Entries in Record
3	Entry	Cell Number
4	1	Pin Number
.	.	.
.	.	.
.	.	.
.	.	.
.	.	.
21	Entry	Cell Number
22	10	Pin Number

identifier table. The first entry in the net of the new identifier is defined as the output of the driving buffer. In the original net (record) the first word is replaced by a pointer pointing to the newly defined identifier in the identifier table. If the first word of a record does not match the record number, it is a pointer to the record in which the net list continues, as in Figure 14 (new entries for Net A are made in the record number 15).

The cell table contains the standard cell number (column 1 of Table 1) from the library. In the net, cell number is defined by the pointer pointing to the cell table (GATPE array) where standard cell number is stored. Figure 13 shows implementation and corresponding entries in the cell table for selected cells.

5.2 SUPPORT PROGRAMS

Each equation in the DDLTRN output during phase 6 is synthesized separately. The structure of the program is shown in Figure 15. In this section, details of each subprogram are given.

Subroutine IREAD

This subroutine provides input to the synthesis program. One equation from DATA2 is read into IRE array. Corresponding information for the equation is read into IDU2 array from DATA3. This subroutine is called again at the end of the synthesis of an equation to read a new equation. Flag NEQ is reset when no more equations are left to be synthesized for the system.

Subroutine SELECT

This subroutine implements decoder type of equations in the IRE array. (Many selection types of equations make a decoder. Each selection type of equation corresponds to one output of the decoder). The

Record Number 2
(before driving buffer)

First word	2
	9
Entry	1
1	2
Entry	2
2	3
.	.
.	.
.	.
Entry	16
9	4
Entry	0
10	0

Identifier Table

Identifier No.	Identifier
1	X(1)
2	A(1)
3	XXXXXXXX(1)
.	.
.	.
14	Y(1)

Record Number 2
(after driving buffer)

First word	15
Entry	10
1	1
Entry	2
2	2
.	3
.	.
.	.
.	.
Entry	16
9	4
Entry	18
10	2

Identifier Table

Identifier No.	Identifier
1	X(1)
2	A(1)
3	XXXXXXXX(1)
.	.
.	.
14	Y(1)
15	XXXXXXXX(1)

Figure 14: Driving Buffer Representation

```

MAIN --
  IREAD
  MEMW
  MEMW
  GENIRE
  SELECT --
    SELECI
    SEARCH
    SIGN
  REDUCT --
    SELECI
    SEARCH
    SIGN
  CRICH
  SYNINI --
    SYNIN --
      POP
      SCL
      NET
      NETOU
      PEXOR --
        SCL
        NET
        NETOU
      ATNG
      SYOU
      SCL
      NET
      NETOU
      CONEC --
        SCL
        NET
        NETOU
  PRCONC
  OUNET

```

Figure 15: Program Structure

constant with selection operator is in the character format. It must be first converted to the integer format. Next, inverters are provided for those bit positions of selection operator's left operand in which 0's are found in the right operand (constant) [19,21]. The operator symbols defined by the reduction operator is provided for each bit position of the operand by calling SIGN subroutine. At the end of the subroutine, the ICH array contains the equation in SOP form for the selection type of equation in IRE array.

Subroutine SELEC1

This subroutine expands the multibit identifier in reduction and selection type equations in IRE array into ICH array. Each bit of the multibit identifier is defined in the identifier table. If subscript range is not defined with the multibit identifier, this subroutine uses the corresponding facility table entry to define the subscript range. ICH array will have multibit identifier expanded for each bit in a pointer list form by the pointers where each bit is designated by a pointer to the bit in the identifier table.

Subroutine REDUCT

This subroutine implements reduction type of equations in the IRE array. It calls SELEC1 for multibit operands. Then operator symbol defined in the reduction operator is provided for each bit position of the operand by calling the SIGN subroutine. At the end of this subroutine, ICH array will contain the equation in SOP form.

Subroutine SEARCH

This subroutine is called everytime an identifier is found during the synthesis. It enters the identifier into the identifier table, only if it has not been entered previously. Otherwise, it returns the

integer pointer pointing to the corresponding entry in the identifier table, to the calling routine.

Subroutine SIGN

This subroutine provides AND, OR and EX-OR operator symbols between two operands defined by the reduction operator (*,+,@/). For example,

$*A = A(1) A(2) A(3)$ (equation after SELEC1)

$*A = A(1)*A(2)*A(3)$ (equation after SIGN)

where A is defined to be 3 bits long.

Subroutine GENIRE

This subroutine provides subscript range in IDU2 array (subscripts biased by 201), and corresponding blanks in the IRE array, for the multibit equations defined without subscript range. The subscript range for multibit identifier is found from the facility table. During synthesis for the blanks in the IRE array, the subscript range is obtained from the IDU2 array.

Subroutine POP (KOUT)

This subroutine pops the stack KOUT number of times.

Subroutine SCL

This subroutine finds the best match for LPP by counting the number of matches for each standard cell LPP. The best matched standard cell is selected for implementation. ILZ gives the number of digits in the LPP. Only the ILZ digit standard cell LPPs are compared. The above procedure is not used to select D-flip-flop or EX-OR. The calling subroutine sets IRFF to select D Flip-flop, and FLEX to select EX-OR. The D-flip-flop or EX-OR is selected by the subroutine SCL if IRFF or FLEX is set respectively.

Subroutine PEXOR

This subroutine implements EX-OR gate with two operands. If complement symbol precedes to the left or right operand of EX-OR equation, first inverter and next EX-OR gate is implemented. For example, in the equation $\neg A \oplus B$, $A \oplus \neg B$, inverters for A and B are implemented first. If one operand is a constant, then EX-OR gate is not implemented. Another operand is complemented or not complemented for constant equal to "1" or "0" respectively [21]. For example, $A \oplus 0 = A$ and $A \oplus 1 = \neg A$.

Subroutine MEMR

This subroutine eliminates memory references on the right of the connection or transfer operator. ICH array will have memory read equation at the end of the subroutine.

Subroutine MEMW

This subroutine eliminates all multibit references in the memory write equation to the right of the connection or transfer operator. IRE array has this new equation without any multibit memory references.

Subroutine CRICH

This subroutine derives ICH array from the array IRE and IDU2. Each identifier is defined by integer pointer pointing to the identifier table. The constants are identified as negative integers to differentiate between constants and integer pointers. Operator symbols are passed as they are. During this subroutine, the number of left and right parenthesis and the number of EX-ORs are counted in the equation being synthesized. For a multibit equation the number of times the equation needs to be synthesized is also calculated from the subscript range.

Subroutine SYNIN

This subroutine scans the equation (BE) to be implemented and counts the number of literals in each product term for the function. For example, equation $Z = A+B*D+M*N+P*Q$, LPP is defined as 1222. It pushes the identifier pointers corresponding to the identifiers in the product term corresponding to each digit of the LPP into the stack as it generates the LPP. Any digit of LPP greater than 2 is reduced to less than or equal to 2 by providing an AND gate. For example,

$Z = A+B*D*M*N*P*Q$ is reduced to

$Z = A + OU2$ as shown in Figure 16.

If parenthesis exist in the equation, then the LPP for the equation in the innermost parenthesis is generated first. For example in: $Z = A + (B*D+M*N)$. The LPP 22 corresponding to the equation within the parenthesis is generated first. Constants with AND or OR operators are eliminated in this subroutine as described in section 4.1.2.

Subroutine SYNIN 1

This subroutine derives LPP for the Boolean function in ICH array by calling SYNIN. If LPP has greater than NDIG digits, then LPP is split into several NDIG units (NDIG = 4 in the current version). Each unit is implemented independently by calling SCL subroutine, thus reducing the unit to the single digit 1 in the original LPP. The output of each unit is stored in SYOU array for final implementation. For the Boolean function with the parenthesis, LPP for the function in the innermost parenthesis is derived by calling SYNIN, and then implemented. The equation in the parenthesis is replaced by the required standard cells. This process is repeated till no parenthesis are left in an equation. For example, $Z = A + (B*D+M*N)$. Then first LPP 22 must be




Figure 16: Implementation of $B \cdot D \cdot M \cdot N \cdot P \cdot Q$




Figure 17: Implementation of $Z = A + B$

implemented using standard cell 1870. Next $^{(B*D+M*N)}$ is replaced by output (OU1) of the 1870. Now the equation is reduced to $Z = A + OU1$. Next LPP 11 corresponding to this equation is implemented using the standard cell 1720 (OR gate). Standard cell is selected by calling SCL subroutine. For the multibit equation, first the equation is implemented as above. All the cells selected during implementation of the first bit are stored in the SCEL array. The synthesis of the subsequent bits in the multibit equation uses these stored standard cells in SCEL array without repeating the SCL subroutine.

Subroutine SYOUT

This subroutine expands the function LPP to match the number of inputs needed for the selected standard cells for the LPP. For example, $Z = B*D+M*N+P*Q+A$ has the LPP 2221. The best match for this function is standard cell LPP 2222 (standard cell number 1800) as found in SCL subroutine. Each digit of the LPP and the standard cell LPP are compared. The digits of the LPP defines the number of times stack is to be popped out. If the digit of the LPP and standard cell LPP are not the same, the popped out identifier pointer is duplicated as input to the standard cell. The last digit of LPP 2221 does not match with the standard cell LPP 2222. The product term (identifier pointer for A) corresponding to the last digit of LPP must be duplicated in the original function. The input to the standard cell must be: A,A,Q,P,N,M,D,B.

Subroutine ARNG

This subroutine arranges LPP defined by SYNIN subroutine into an ascending order. It also rearranges the stack according to the ordered LPP.

Subroutine NET

This subroutine formulates the Net for each input to the standard cell by storing input pin number and cell number in each entry of the record for that Net. Cell number is the pointer pointing to the standard cell in the cell table. The Record corresponding to the identifier is accessed randomly from the disk by the record number as discussed in Section 5.1. The Record number is the pointer pointing to the identifier in the identifier table. For example, $Z = A+B$ requires 1720 (OR gate) as standard cell, as shown in Figure 17. In the Net of identifier A, cell number 1 and input pin number 2 are stored as one entry. In the Net of identifier B, cell number 1 and input pin number 3 are stored as one entry. This subroutine also provides a driving buffer if there are more than 10 entries for the Net as described in Section 5.1.

Subroutine NETOU

This subroutine formulates the Net for the output signal of the selected standard cell by storing the output pin number and cell number. The Record corresponding to the identifier is accessed randomly from the disk by the record number. For the above example, in the net of output identifier Z, cell number 1 and outpin number 4 are stored. This subroutine also provides the driving buffers for the Net as described in Section 5.1.

Subroutine PRCON

If the equation reduces to $X = A$, identifier X is the same as A. So A in all the other equations for the system must be replaced by X. In the synthesis process, this is not done till the complete synthesis is over, but X and A are stored in the array PCONE. At the end of the synthesis, the Nets for X and A are accessed randomly. All entries of

A are initialized to zero. This process is repeated for all the entries of PCONE.

Subroutine OUNET

Net table is disk-resident. To print out the Net table, each record of the Net table is accessed randomly. Each record has 10 entries and an entry is made up of a cell number and a pin number (as discussed in Section 5.1). The subroutine OUNET prints out the Net table at the end of the synthesis.

Subroutine CONEC

This subroutine provides the final implementation for LPP as shown in Table 9. FL2 is set when $K_i = 2$ for any $i = 1$ to n . FLPE is set when it is required to invert LPP in the parenthesis. FLAB is set when $n > 4$. The 3 flags FL2, FLAB, and FLPE give eight possibilities.

- (1) when all flags are 0, no action is necessary.
- (2) when FL2 and FLAB are 0 and FLPE is 1, no action is necessary, but during standard cell selection NOR cell is selected instead of OR cell.
- (3) when FLAB is 1 and FL2 and FLPE are 0, the stored output of each unit in the SYOU array are implemented using OR cell with the proper number inputs. If $n > 16$, then more than one OR cells are required as discussed in Section 4.1.
- (4) when FLAB and FLPE are 1 and FL2 is 0, the stored output of each unit in the SYOU array is implemented using NOR cell with proper number of inputs. If $n > 16$, then the first output of units in SYOU array are implemented using OR cell with the proper number of inputs. The output of these OR cells is stored back into SYOU array. This process is repeated until less than 4 terms are left in the SYOU array.

Table 9: Final Implementation Detail

No.	FL2	FLAB	FLPE		Final implementation
1	0	0	0	$K_1 = 1$ for all $i = 1$ to n , $n \leq 4$	No ACTION
2	0	0	0	$K_1 = 1$ for all $i = 1$ to n , $n \leq 4$	No ACTION
3 a	0	1	0	$K_1 = 1$ for all $i = 1$ to n , $16 \leq n < 4$	OR
b	0	1	1	$K_1 = i$ for all $i = 1$ to n , $n > 16$	OR, OR
4 a	0	1	1	$K_1 = i$ for all $i = 1$ to n , $16 \leq n < 4$	NOR
b	0	1	1	$K_1 = i$ for all $i = 1$ to n , $n > 16$	OR, NOR
5	1	0	0	$K_1 = 2$ for any $i = 1$ to n , $n \leq 4$	INVERTER
6	1	0	1	$K_1 = 2$ for any $i = 1$ to n , $n \leq 4$	No ACTION
7 a	1	1	0	$K_1 = 2$ for any $i = 1$ to n , $10 \geq 4$	NAND
b	1	1	0	$K_1 = 2$ for any $i = 1$ to n , $n > 16$	NAND, OR
8 a	1	1	0	$K_1 = 2$ for any $i = 1$ to n , $16 \leq n < 4$	AND
b	1	1	1	$K_1 = 2$ for any $i = 1$ to n , $64 \leq n > 16$	NAND, NOR
c	1	1	1	$K_1 = 2$ for any $i = 1$ to n , $n > 64$	NAND, OR, NOR

Then NOR cells with the proper number of inputs is provided.

(5) When FL2 is 1 and FLAB and FLPE are 0, the output of the selected standard cell must be inverted.

(6) When FL2 and FLPE are 1, and FLAB is 0, no action is necessary.

(7) When FL2 and FLAB are 1 and FLPE is 0, the NOR cells are selected instead of the OR cell during the standard cell selection to implement units. The stored output of each unit in the SYOU array is implemented using NAND. If $n > 16$, then more than one NAND cells are required. The output of NAND cells are implemented using OR cell.

(8) When all flags are 1, the NOR cells are selected instead of the OR cells during the standard cell selection to implement units. The output of each unit of the SYOU array is implemented using AND cells. If $n > 16$, then implement them using NAND cells. Store the output of each NAND cell in SYOU array. Now it reduces to case 4 discussed above.

If the equation is an RTE, then the output of condition part is used as the clock input to the D-flip-flop (standard cell 1830).

5.3 SUMMARY

The implementation details of the synthesis algorithm were provided in this chapter. The output of the DDLSYN is of the format required by the other CADAT programs.

CHAPTER 6. EXAMPLES

This chapter provides five examples of digital circuit design using DDL description. The examples range from small synchronous circuits to a simple, but complete minicomputer.

6.1 SEQUENTIAL CIRCUIT

Figure 18 shows a sequential circuit along with the DDL description, DDLTRN output, simulation commands, simulation output, synthesis output, and the circuit using the synthesis output. The X(1:5) and S are inputs to the circuit, M(2:5) are the outputs of the circuit. When clock P is present X(2:5) are transferred to modules 1 to 4, M(2) is transferred to module 5 and M(4) is transferred to module 6. A detailed description of Figure 18(c) follows:

- Line 1: The name of the system is HELOGIC.
- Line 2: Input terminals X, 5 bits long (numbered 1 through 5), and S, 1 bit long.
- Line 3: Output terminals M23, M24, and M234, 1 bit long, and M, 4 bits long (numbered 2 through 5).
- Line 4: A single phase clock (time) P.
- Line 5: A latch by name SW
- Line 6: Register A, 6 bits long (numbered 2 through 7). Modules 1 to 6 of Figure 18(a) are named as A(2:7).
- Lines 7-9: Declare B0olean declarations corresponding to Figure 18(b).
- Lines 10-13: Declare the identifiers used in the above B0olean equations (Line 7-9).




Figure 18(a) - Sequential Circuit

$$M_2 = X_3 * M_4' * X_2' * (\overline{X_1 * S_1})$$

$$M_3 = (\overline{X_1 * S_1}) * X_2' * \overline{X_3}' * X_5'$$

$$M_4 = (M_5 * S_1 + \overline{Y_2}') * (X_1' + M_2') * (X_3' + X_4')$$

$$M_5 = X_1 + (X_2' * \overline{X_3}' * \overline{X_5}' * \overline{M_4}')$$

Figure 18 (b). Boolean Equations for the Sequential Circuit

```

1: <SY>HFLGIC:
2: <IF>X(S),S.
3: <IF>N2S,N2U,2SU,2(2:5).
4: <IF>P.
5: <LA>SA.
6: <IF>A(2:7).
7: <IF>N2S=N(2)+N(3),N2U=N(2)+N(4),N2SU=N(2)+N(5)+N(4).
8: <IF>N(3)=(N(2)+N(4)).
9: <IF>N(2)=(N(1)+N(2)+N(4))+(CC5)*(CC6),N(5)=X(1)+(CC7).
10: <IF>CC7=A(2)+T(3)+T(4)+T(5)+T(6)+T(7).
11: <IF>CC1=(A(3)+A(7)+A(2)),CC2=T(1(1)+S),CC3=A(2)+T(4(3)+A(5),
12:      CC4=(N(5)+S)+T(2),
13:      CC5=(A(4)+A(6)),CC6=(A(3)+A(4)).
14: <AL>CUT:P.
15:      ISN)A(2:5)<->(2:5),A(6)<-N(2),A(7)<-N(4)...
16: <FL>3,4,5,N,M.

```

Figure 18(c): Description for Sequential Circuit

PASS1--FACILITIES IDENTIFI

DECLAMP FACILITIES

```

<SY> PLOGIC
<1> X(1:5)
      S(1:1)
      W23(1:1)
      W24(1:1)
      W234(1:1)
      W(2:5)
<11> F(1:1)
<1A> S(1:1)
<W1> A(2:7)
<11> C(7(1:1)
      C(1(1:1)
      C(2(1:1)
      C(3(1:1)
      C(4(1:1)
      C(5(1:1)
      C(6(1:1)
      <AL> CORP

```

DECLAMP INFORMATIONS

```

<SY> MLOGIC:
<1> W23=X(2) + N(3), W24=X(2) + N(4), W234=X(2) + N(3) + N(4).
<11> N(3)=(C(2)+(C(3)).
<1A> N(2)=(C(1)+(C(2), N(4)=(C(4)+(C(5)+(C(6), N(5)=X(1) + (C(7).
<W1> C(1A): F:
      ) S(1) A(2: 5) <-X(2: 5), F(6) <-X(2), A(7) <-X(4)...

```

Figure 18 (c): (Continued)

DIGITAL DESIGN LANGUAGE INVESTIGATION VERSION - 04.041077 DAY

PASS--SYNTAX MODULE

```

<SYN MODULE: M23=M(2) + M(3), M24=M(2) + M(4), M25=M(2) + M(3) + M(4), M(3)=(T(X(1)*S))+(A(2)*TA(3)*A(5)),
M(2)=(A(3)*A(7)+A(2))*T(X(1)*S), M(4)=(M(5)*S) + TA(2))*A(4) + A(6))*A(3) + A(4), M(5)=X(1)
+ (A(2)*TA(3)+TA(5)+TA(7)),
<AUX COMP: P1
)SW) A(215)<-X(215), A(4)<-M(2), A(7)<-M(4)...

```

Figure 18(c): (Continued)

PASS3--(CONDITIONS DISTRIBUTION)

```

<SY> RELUIC:
      N23=(N(2) + N(3)),
      N24=(N(2) + N(4)),
      N25=(N(2) + N(3) + N(4)),
      N(3)=(T(X(1)*S))*(A(2)*TA(3)*N(5)),
      N(2)=(A(3)*A(7)*A(2))*(T(X(1)*S)),
      N(4)=(N(5)*S) + TA(2)*(A(4) + A(6))*(A(3) + A(4)),
      N(5)=(X(1) + (A(2)*TA(3)*TA(5)*TA(7))),
      IP*SAJ A(2:5)<-S**X(2:5),
      IP*SAJ A(6)<-S**N(2),
      IP*SAJ A(7)<-S**N(4),

```

PASS4--(CORRELATION)

```

<SY> RELUIC:
      N23=(N(2) + N(3)),
      N24=(N(2) + N(4)),
      N25=(N(2) + N(3) + N(4)),
      N(3)=(T(X(1)*S))*(A(2)*TA(3)*A(5)),
      N(2)=(A(3)*A(7)*A(2))*(T(X(1)*S)),
      N(4)=(N(5)*S) + TA(2)*(A(4) + A(6))*(A(3) + A(4)),
      N(5)=(X(1) + (A(2)*TA(3)*TA(5)*TA(7))),
      IP*SAJ A(2:5)<-S**X(2:5),
      IP*SAJ A(6)<-S**N(2),
      IP*SAJ A(7)<-S**N(4),

```

Figure 18(c) (Continued)

PASS--RELATIONS DEFINED

```

<SY> RELATION:
  N(2) = (N(2) + N(3)),
  N(4) = (N(2) + N(4)),
  N(3) = (N(2) + N(3) + N(4)),
  N(3) = (T(X(1)*S)) * A(2) * T(A(3)*S),
  N(2) = (A(3)*S) * A(2) * T(X(1)*S),
  N(4) = ((N(5)*S) + T(A(2)) * A(4) + A(6)) * A(3) + A(4)),
  N(5) = (X(1) + (A(2)*T(A(3)*T(A(5)*T(A(7))))),
  JPSV: A(2:5) <- S**X(2:5),
  JPSV: A(6) <- S**N(2),
  JPSV: A(7) <- S**N(4),

```

PASS--SUPERFICIALITIES DISJOINT

```

<SY> RELATION:
  N(2) = (N(2) + N(3)),
  N(4) = (N(2) + N(4)),
  N(3) = (N(2) + N(3) + N(4)),
  N(2) = (A(3)*A(7)*A(2)) * T(X(1)*S),
  N(3) = (T(X(1)*S)) * A(2) * T(A(3)*S),
  N(4) = (A(5)*S) + T(A(2)) * A(4) + A(6) * A(3) + A(4),
  N(5) = (X(1) + (A(2)*T(A(3)*T(A(5)*T(A(7))))),
  JPSV: A(2:5) <- S**X(2:5),
  JPSV: A(6) <- S**N(2),
  JPSV: A(7) <- S**N(4),

```

Figure 18(c): (Continued)


```

DESIGN LANGUAGE SIMULATOR      VERSION MSEP 1979      SIMULATION RUN 1      PAGE 1

1:      <FL>3.6
2:      <IN>SW1
3:      <TR>TR/TP/
4:      <WT>TR/S,X/0.23,0.27,1.10,1.14,1.33,0.23,0.57,1.04,0.33,1.35,0.02,
5:      1.14,1.10,1.13
6:      <QU>TR/CUNP,A,S,X,N,N24,N23,N234/
7:      <SI>

```

Figure 18(d): Simulation Commands

TIME	4	7	5	X	N	7	2	5	2	2
0	0	000000	0	00000	0000	0	0	0	0	0
2	0	001100	0	10011	0011	1	0	1	1	1
4	0	101119	0	11119	1100	1	0	1	0	1
6	0	100001	1	00000	0000	0	0	0	0	0
8	0	100001	1	00110	0010	0	0	0	0	0
10	0	101101	1	11011	1101	0	1	0	1	1
12	0	001100	0	10011	0011	0	1	0	1	1
14	0	111101	0	11111	1001	1	1	1	1	1
16	0	010010	1	06100	0010	1	0	1	0	1
18	0	101101	0	11011	0101	0	1	0	1	1
20	0	110101	1	11101	0001	0	0	0	0	0
22	0	001010	0	00010	0010	1	0	1	0	1
24	0	110001	1	01100	1000	1	1	1	1	1
26	0	100010	1	01000	0001	0	0	0	0	0
28	0	101100	1	01011	0100	0	1	0	1	1

Figure 18(e): Simulation Output

Note that identifier names are not required to be declared in the terminal declaration. (For example, CC1 is not required to be declared as terminal). Also, sometimes using <ID> rather than <BO> reduces the circuit. For example, if CC1 was declared as B0olean, then it would require 4 standard cells to implement M(2) (an inverter and a 2-input AND cells to implement CC2, a 3-input AND to implement CC1, a 2-input AND to implement outputs of CC1 and CC2). The current description requires 3 standard cells to implement M(2) (an inverter and a 2-input AND cells to implement CC2, a 4-input AND to implement CC1 and output of CC2).

Line 14: Automaton CONP is controlled by clock P.

Line 15: When SW is 1, (2:5) is transferred to A(2:5), M(2) is transferred to A(7), if clock P is present. The periods at the end of line 15 terminate the IF-THEN on SW; AU and SY declarations respectively.

Line 16: Sets the flags of DDLTRN to output the results of each of the six phases and the facility table (see Table 2).

The first 7 equations of the DDLTRN phase 6 output are BEs and the rest of them are RTes. Figure 18(d) shows the input commands for DDLSIM. Flags for DDLSIM are set for octal data input (3) and binary output (6) in Line 1 (refer to Table 4.2 of [4]). SW is initialized to 1 on Line 2. An input/output trigger TR (raising edge of P) is declared in Line 3. Lines 4 and Line 5 read in the values for S and X when TR is on. (There are 14 sets of values). The values of CONP, A, S, X, M, M23, M24 are to be output when TR is on (Line 6). The simulation is started with <SI> in Line 7. Figure 18(e) shows the simulation output.

IDENTIFIER TABLE

NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER
1	M230	1)	2	M	2)	3	M
5	M	4)	6	M2340	1)	7	M
9	A	2)	10	A	1)	11	A
13	XXXXXXXX	1)	14	A	5)	15	XXXXXXXX
17	XXXXXXXX	1)	18	M	5)	19	A
21	XXXXXXXX	1)	22	XXXXXXXX	1)	23	XXXXXXXX
25	XXXXXXXX	1)	26	XXXXXXXX	1)	27	XXXXXXXX
29	XXXXXXXX	1)	30	XXXXXXXX	1)	31	A
33	X	2)	34	XXXXXXXX	1)	35	XXXXXXXX
37	XXXXXXXX	1)	38	X	4)	39	XXXXXXXX
41	XXXXXXXX	1)	42	XXXXXXXX	1)	43	XXXXXXXX
45	XXXXXXXX	1)					

CELL TABLE

CELL NO.	CELL STD.	CELL NO.	CELL STD.	CELL NO.	CELL STD.	CELL NO.	CELL STD.
1	1720	2	1720	3	1730	4	1220
8	1230	9	1220	10	1630	11	1720
15	1720	16	1310	17	1630	18	1310
22	1720	23	1620	24	1620	25	1620
29	1830	30	1620	31	1830	32	1620
36	1620	37	1830				

Figure 18(f): Synthesis Output




Figure 18(g): Sequential Circuit (From DDLSYN Output)




Figure 16(g): (Continued)

Figure 18(f) shows the synthesis output for the sequential circuit. The NET 1 for the identifier M23(1) has only one entry in the NET Table. M23(1) is connected to pin number 4 of cell number 1 (cell number 1 corresponds to the standard cell 1720 in the cell table).

Figure 18(g) shows the circuit diagram for the sequential circuit drawn from synthesis output. There are more cells in the automatic design compared to the manual design. The excessive cells are due to the following:

(1) $\neg(X(1)*S)$ is repeated in equations M(2) and M(3). This repetition adds 2 more cells (an inverter and a 2-input AND). This can be avoided by declaring $(X(1)*S)$ as:

<B0> $Z = \neg(X(1)*S)$ and using Z in equations M(2) and M(3).

(2) The SW test condition is not necessary in Line 15 of Figure 18(c). The SW condition of the BEs and RTEs in the DDLTRN output adds 9, 2-input AND cells. Without SW condition in an Automaton the simulator gives an error condition.

(3) An inverted output is available for the D-Flip-flop. For $\neg A(2)$, $\neg A(3)$, $\neg A(5)$, and $\neg A(7)$ use of the inverted output can save 4 - inverters.

(1) and (2) above are DDL description dependent, (3) can not be avoided in the present implementation because the registers are implemented later in the process and as such, the inverted output information is not available during BE synthesis. The manual design is drawn with single gate cells only, whereas the automatic design uses larger cells.

6.2 SERIAL TWOS COMPLEMENTER

Figure 19 shows a serial 2's complementer circuit along with the DDL description, DDLTRN output, simulation commands, synthesis output, and the circuit using the synthesis output. For DDL description (Figure 19(b) and simulation commands (Figure 19(c), refer to [4]. Figure 19(d) shows the simulation output. Figure 19(e) shows the synthesis output for the serial 2's complementer design.

Figure 19(f) shows the circuit design for serial 2's complementer drawn from synthesis output. There are more cells in the automatic design compared to the manual design. The excessive cells are due to the following:

- (1) An inverter and a 3-input AND cell can be saved by declaring $C(2)*C(1)*C(0)$ as Boolean declaration.

- (2) The SW and T conditions in the declaration are not necessary in the lines 10 and 11 of Figure 19(b). The SW and T conditions of the BEs and RTEs in the DDLTRN output adds 10, 2-input AND cells, and 4 inverters in the automatic design.

- (3) As discussed in 6.1, inverters for $\neg C(1)$, $\neg S$, $\neg R(6)$ can be saved by using available inverted outputs of the D-Flip-flops.

(1) and (2) above are also DDL description dependent, (3) can not be avoided in the present implementation because the registers are implemented later in the process, and as such the inverted output information is not available during BE synthesis.

The state declaration in the automatic design changes automaton COMP to a register and corresponding states BEs. The register transfer occurs only if the condition part (part of which in turn is dependent on BE output corresponding to the state) is satisfied. The manual design

PASS1--FACILITIES IDENTIFIED

DECLARED FACILITIES

```

<SY> LENGTHM
<RT> M(1:6)
      C(2:0)
      S(1:1)
      T(1:1)
<LA> S*(1:1)
<II> F(1:1)
      <GP> ADD(1:3)
      <TE> X(1:3)

      C*(1:3)
      <IU> CC(1:1)
      <AU> COMP
      <SI> I
      SI

```

C -> C*

DECLARED OPERATIONS

```

<SY> LENGTHM:
  <OP> ADDXX
      <BU> C=X*CC, ADD=X*CC..

<AU> COMP: F:
  <SI>

  I: S* I<-1, C<-C, S<-0, ->SI.

SI: I:
  JSI M(1)<-TH(F), M(2:6)<-M(1:5); S<-M(6), M<-M(6)M(1:5)..
  JC(2)*C(1)*C(0) I<-0, ->I; C<-ADDULX....

```

Figure 19(b): (Continued)

DIGITAL DESIGN LANGUAGE TRANSLATOR VERSION - 04.061077 DAY

PASS2--SYNTAX REDUCED

```

<SY> L=MENTH: I=*/COMP'0, S1=*/COMP'101 , C"1=X*U"1(2:5)1101 , ADD=X*U"1(2:5)1101 ,
<AU> COMP: P:
    II
    JSW) I<-101 , C<-0, S<-0, ->S)...)
    JS1)
    JS) M(1)<-TH(6), M(2:6)<-M(1:5); S<-M(6), M<-M(6)M(1:5)..
    JC(2)*TC(1)*C(0) I<-0, ->I; C<-ADD , X=(....) ..

```

Figure 19(b): (Continued)

DIGITAL DESIGN LANGUAGE TRANSLATION DIGITAL DESIGN LANGUAGE TRANSLATION

PASS3--(CONDITIONS DISIMINUTED) PASS4--(CONCATENATION REMOVED)

```

<SY> ELEMENTS:
1=1/CMP(0),
S1=1/CMP(1)11 ,
"1=1*5.,
"2=51*1,
"3=2*5,
"4=2*5,
"5=2*(2)*TC(1)*C(0),
"6=2*TC(2)*TC(1)*C(0),
C"1(1:2)=X(1:2)*C"1(2:3),
C"1(3)=X(3)*101 ,
A00(1:2)=(X(1:2)*C"1(2:3)),
A00(3)=(X(3)*101 ),
1P"11 1<="1*101 ..
1P"11 C<="1*0.,
1P"11 S<="1*0.,
1P"11 COMP<="1*101 ..
1P"31 M(1)<="3*TM(6) ..
1P"31 M(2:6)<="3*M(1:5) ..
1P"41 S<="4*M(6) ..
1P"41 M(1)<="4*M(6) ..
1P"41 M(2:6)<="4*M(1:5) ..
1P"51 1<="5*0.,
1P"51 COMP<="5*0.,
1P"61 C<="6*0.,
X="6*0.,

```

Figure 19(b): (Continued)

PASS5--OPERATIONS GATHERED

```

<SY> LEMENTER:
I=* /COMP'10,
S1=* /COMP'101 ,
"1=I*S*,
"2=S1*1,
"3="2*S,
"4="2*1S,
"5="2*(C(2)*1C(1)*C(0),
"6="2*1(C(2)*1C(1)*C(0)),
C"1(1:2)=x(1:2)*C"1(2:3),
C"1(3)=x(3)*101 ,
ADD(1:2)=(x(1:2)+C"1(2:3)),
ADD(3)=(x(3)+101 ),
IF*"1 + P*"5) T<-"1*101 + "5*0.,
IF*"1 + P*"6) C<-"1*0 + "6*ADD.,
IF*"1 + P*"4) S<-"1*0 + "4*F(c).,
IF*"1 + P*"5) COMP<-"1*101 + "5*0.,
IF*"3 + P*"4) h(1)<-"3*1h(c) + "4*h(c).,
IF*"3 + P*"4) h(2:c)<-"3*h(1:5) + "4*h(1:5).,
x="6*C, .

```

PASS6--SUBFACILITIES DISJOINED

```

<SY> LEMENTER:
I=* /COMP'10,
S1=* /COMP'101 ,
"1=I*S*,
"2=S1*1,
"3="2*S,
"4="2*1S,
"5="2*(C(2)*1C(1)*C(0),
"6="2*1(C(2)*1C(1)*C(0)),
C"1(1:2)=x(1:2)*C"1(2:3),
C"1(3)=x(3)*101 ,
ADD(1:2)=(x(1:2)+C"1(2:3)),
ADD(3)=(x(3)+101 ),
IF*"1 + P*"5) T<-"1*101 + "5*0.,
IF*"1 + P*"6) C<-"1*0 + "6*ADD.,
IF*"1 + P*"4) S<-"1*0 + "4*F(c).,
IF*"1 + P*"5) COMP<-"1*101 + "5*0.,

IF*"3 + P*"4) h(1)<-"3*1h(c) + "4*h(c).,
IF*"3 + P*"4) h(2:c)<-"3*h(1:5) + "4*h(1:5).,
x="6*C, .

```

Figure 19(b): (Continued)

LINE	DATE	DESCRIPTION	AMOUNT	CHECK	BALANCE
1	1/1	1/1	1/1	1/1	1/1
2	1/2	1/2	1/2	1/2	1/2
3	1/3	1/3	1/3	1/3	1/3
4	1/4	1/4	1/4	1/4	1/4
5	1/5	1/5	1/5	1/5	1/5
6	1/6	1/6	1/6	1/6	1/6
7	1/7	1/7	1/7	1/7	1/7
8	1/8	1/8	1/8	1/8	1/8
9	1/9	1/9	1/9	1/9	1/9
10	1/10	1/10	1/10	1/10	1/10
11	1/11	1/11	1/11	1/11	1/11
12	1/12	1/12	1/12	1/12	1/12
13	1/13	1/13	1/13	1/13	1/13
14	1/14	1/14	1/14	1/14	1/14
15	1/15	1/15	1/15	1/15	1/15
16	1/16	1/16	1/16	1/16	1/16
17	1/17	1/17	1/17	1/17	1/17
18	1/18	1/18	1/18	1/18	1/18
19	1/19	1/19	1/19	1/19	1/19
20	1/20	1/20	1/20	1/20	1/20
21	1/21	1/21	1/21	1/21	1/21
22	1/22	1/22	1/22	1/22	1/22
23	1/23	1/23	1/23	1/23	1/23
24	1/24	1/24	1/24	1/24	1/24
25	1/25	1/25	1/25	1/25	1/25
26	1/26	1/26	1/26	1/26	1/26
27	1/27	1/27	1/27	1/27	1/27
28	1/28	1/28	1/28	1/28	1/28
29	1/29	1/29	1/29	1/29	1/29

DIGITAL DESIGN LANGUAGE SIMULATOR

VERSION MSFC 1979

```

1:      <FL>4,6
2:      <IN>SA/1
3:      <HE>1/H/5,20
4:      <TR>OUT1H/TH/
5:      <CC>OUT1H/COMP,H,S,C,1/,I/H/
6:      <SI>

```

Figure 19(c): Simulation Commands

DIGITAL DESIGN LANGUAGE SIMULATOR

VERSION MSFC 1979

```

C
I
N
TIME H   K   S   C   I   H
0   0 000000 0 000 0 000000
2   1 000000 0 000 1
4   1 100010 1 001 1
6   1 110001 1 010 1
8   1 011000 1 011 1
10  1 101100 1 100 1
12  1 110110 1 101 1
14  0 111011 1 101 0 111011
16  1 111011 0 000 1
18  1 001010 0 001 1
20  1 000101 0 010 1
22  1 100010 1 011 1
24  1 110001 1 100 1
26  1 011000 1 101 1
28  0 101100 1 101 0 101100
30  1 101100 0 000 1

```

```

END      OF FILE REACHED ON INPUT
SIMULATION TERMINATED AT TIME =

```

31

Figure 19(d): Simulation Output

IDENTIFIER TABLE

NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER
1	IC	2	COMP	3	SIC	4	TC
5	SC	6	"2C	7	IC	8	"3C
9	SC	10	"4C	11	XXXXXXXX	12	"5C
13	CC	14	CC	15	CC	16	XXXXXXXX
17	"6C	18	XXXXXXXX	19	XXXXXXXX	20	C"1C
21	AC	22	C"1C	23	AC	24	C"1C
25	AC	26	AUC	27	AUC	28	AUC
29	PC	30	XXXXXXXX	31	XXXXXXXX	32	XXXXXXXX
33	XXXXXXXX	34	XXXXXXXX	35	XXXXXXXX	36	XXXXXXXX
37	AC	38	XXXXXXXX	39	XXXXXXXX	40	XXXXXXXX
41	XXXXXXXX	42	XXXXXXXX	43	AC	44	XXXXXXXX
45	XXXXXXXX	46	XXXXXXXX	47	XXXXXXXX	48	XXXXXXXX
49	XXXXXXXX	50	AC	51	XXXXXXXX	52	XXXXXXXX
53	XXXXXXXX	54	XXXXXXXX	55	AC	56	XXXXXXXX
57	XXXXXXXX	58	AC	59	XXXXXXXX	60	XXXXXXXX
61	AC	62	XXXXXXXX	63	XXXXXXXX	64	XXXXXXXX
65	XXXXXXXX	66	XXXXXXXX	67	XXXXXXXX	68	XXXXXXXX

Figure 19(e): Synthesis Output

NET TABLE

NET	CELL	PIN	CELL	PIN	CELL	PIN	CELL	PIN	CELL	PIN	CELL	PIN	CELL	PIN	CELL	PIN	CELL	PIN	CELL	P
1	1	3	2	3																
2																				
3	3	3	1	2																
4	2	4	17	4	19	3	20	4	24	4	32	4	34	3						
5	2	2																		
6	3	4	4	3	6	3	8	5	11	3										
7	3	2	19	4																
8	4	4	35	4	39	5	42	4	44	5	47	5	50	5	54	5	57	5		
9	4	2	5	2	31	4														
10	4	4	24	2	30	3	35	2	39	3	42	2	44	3	47	3	50	3	54	
11	5	3	6	2																
12	4	4	17	2	32	2														
13	4	4	10	4	23	4	40	2												
14	7	2	4	2	25	4	61	2												
15	4	2	10	2	27	4	62	2												
16	7	3	4	3																
17	11	4	20	2	22	3	24	3	26	3	60	3	61	3	62	3				
18	9	3	10	3																
19	10	5	11	2																
20	12	4																		
21	12	3	14	2	60	4														
22	12	2	13	4	14	3														
23	13	3	15	2	61	4														
24	13	2	15	3	16	2														
25																				
26	14	4	22	2																
27	15	4	24	2																
28	16	3	26	2																
29	17	3	17	5	20	3	20	5	21	3	28	5	32	3	32	5	35	3	36	
30	17	4	18	2																
31	16	3	19	2																
32	20	4	21	2																
33	21	3	23	2	25	2	27	2												
34	22	4	23	1																
35	24	4	25	3																
36	26	4	27	3																
37	30	2	38	2	34	2	59	4												
38	26	4	29	2																
39	29	3	31	2																
40	30	4	31	3																
41	32	6	33	2																
42	33	3	34	2																
43	41	4	44	2	44	4														
44	36	3	36	5	42	3	42	5												
45	37	4	37	2																
46	37	3	41	2																
47	37	3	39	4																
48	39	4	40	2																
49	40	3	41	3																
50	46	4	47	2																
51	42	6	43	2																
52	43	3	46	2	49	2	52	2	56	2	59	2								
53	44	4	45	2																

Figure 19(e): (Continued)

54	45	3	46	3		
55	49	4	50	2	50	4
56	47	6	48	2		
57	48	3	49	3		
58	52	4	53	2	54	4
59	50	6	51	2		
60	51	3	52	3		
61	56	4	57	2	57	4
62	54	3	54	3	57	3
63	54	6	55	2		
64	55	3	56	3		
65	57	6	58	2		
66	58	3	59	3		

Figure 19(e): (Continued)

C-2




Figure 19(f): Serial 2's Complementer (from DDLSYN output)




Figure 19(f): (Continued)




Figure 19(f): (Continued)

is drawn without the state declaration. The register transfer occurs with the clock and other BE output is independent of the state declaration.

6.3 MEMORY

Figure 20 shows a DDL description for 4-words, 4 bits/word memory, along with the DDLTRN output, simulation commands, simulation output, and the circuit using the synthesis output. A detailed description of Figure 20(a) follows:

Line 1: The name of the system is MEMORY

Line 2: Four words of the memory are declared as 4-registers R1, R2, R3, and R4, each 4 bits long (numbered as 1 through 4). Register OU is also 4 bits long (numbered as 1 through 4), used as a buffer.

Line 3: A single phase clock (time) ME.

Line 4: Input terminals RE and WR, 1 bit long, for READ and WRITE operations respectively. Terminal S, 2 bits long, to provide word address.

Line 5: Automaton MEM is controlled by Clock ME.

Lines 6-9: The READ and WRITE operations take place when clock (ME) is present. The register (word) is selected depending on the value of S. The contents of the register (buffer) OU is transferred to the selected register (word) if the WR signal is on. The contents of the selected register (word) is transferred to the register (buffer) OU if the RE signal is on.

Line 10: Sets the flags of DDLTRN to output the results of each of the six phases and the facility table.

Figure 20(b) shows the input commands for DDLSIM. Flags for DDLSIM are set for decimal data input (4) and binary data output (6) in line 1. Registers (words) R1, R2, R3, and R4 are initialized with

```

1:  <SY>MEMORY:
2:  <RE>R1(4),R2(4),R3(4),R4(4),CL(4).
3:  <IJ>RE.
4:  <IE>RE,NN,S(2).
5:  <AU>REN:RE:
6:      IS #002)RE)CL<=R1.,)NN)R1<=00.
7:      R1(2)RE)CL<=R2.,)NN)R2<=00.
8:      R2(2)RE)CL<=R3.,)NN)R3<=00.
9:      R3(2)RE)CL<=R4.,)NN)R4<=00....
10:  <FL>3,4,5,6,C.

```

Figure 20(a): Description for Memory

PASS1--FACILITIES IDENTIFIED

DECLARED FACILITIES

```

<SY> MEMORY
<RE> R1(1:4)
      R2(1:4)
      R3(1:4)
      R4(1:4)
      CL(1:4)
<IJ> RE(1:1)
<IE> RE(1:1)
      NN(1:1)
      S(1:2)
<AU> REN

```

Figure 20(a): (Continued)

DIGITAL DESIGN LANGUAGE SIMULATOR VERSION MSFC 1979

```

1:      <FL>4,6
2:      <IN>K1,K2,K3,K4/1,2,3,4
3:      <IN>OU/4
4:      <IN>IN/TME/
5:      <HE>IN/KF,KH,S/0,1,0,1,0,1,0,1,2,1,0,3
6:      <OU>IN/K1,K2,K3,K4,KE,KF,OL,S/
7:      <SI>

```

Figure 20(b): Simulation Commands

DIGITAL DESIGN LANGUAGE SIMULATOR VERSION MSFC 1979

TIME	K1	K2	K3	K4	KE	KF	OL	S
0	0001	0010	0011	0100	0	0	0100	00
2	0100	0010	0011	0100	0	1	0100	00
4	0100	0010	0011	0100	1	0	0010	01
6	0100	0010	0010	0100	0	1	0010	10
8	0100	0010	0010	0100	1	0	0100	11

END IF FILE REACHED ON INPUT
SIMULATION TERMINATED AT TIME =

Figure 20(c): Simulation Output

IDENTIFIER TABLE

NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER
1	"10	2	SC	3	SC	20	SC
5	XXXXXXXX	6	"20	7	"20	10	M20
9	M20	10	"40	11	"40	12	"50
13	"70	14	"40	15	"40	16	"50
17	"110	18	"120	19	"120	20	M20
21	M20	22	"20	23	"20	24	M20
25	XXXXXXXX	26	XXXXXXXX	27	XXXXXXXX	28	XXXXXXXX
29	000	30	M10	31	M10	32	M20
33	M40	34	XXXXXXXX	35	XXXXXXXX	36	000
37	M10	38	"20	39	"20	40	M40
41	XXXXXXXX	42	XXXXXXXX	43	XXXXXXXX	44	M10
45	M20	46	"30	47	"30	48	XXXXXXXX
49	XXXXXXXX	50	XXXXXXXX	51	XXXXXXXX	52	XXXXXXXX
53	XXXXXXXX	54	XXXXXXXX	55	XXXXXXXX	56	XXXXXXXX
57	XXXXXXXX	58	XXXXXXXX	59	XXXXXXXX	60	XXXXXXXX
61	XXXXXXXX	62	XXXXXXXX	63	XXXXXXXX	64	XXXXXXXX
65	XXXXXXXX	66	XXXXXXXX	67	XXXXXXXX	68	XXXXXXXX
69	XXXXXXXX	70	XXXXXXXX	71	XXXXXXXX	72	XXXXXXXX

Figure 20(d): Synthesis Output

NET TABLE

NET CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL PIN CELL

1	3	4	4	3	5	3											
2	1	2	4	3	12	3											
3	2	2	6	3	12	2											
4	1	3	3	3	8	3											
5	2	3	3	2	9	2											
6	4	4	15	4	17	9	20	9	23	9	26	9					
7	4	2	7	2	10	2	13	2	13	2	14	3	30	3			
8	5	4	24	2	30	3	32	3	34	3	36	3					
9	5	2	6	2	11	2	14	2									
10	6	4	7	3	11	3											
11	7	4	15	3	17	7	20	7	23	7	26	7					
12	6	4	30	2	34	3	41	3	43	3	45	3					
13	6	4	10	3	11	3											
14	10	4	15	4	17	5	20	5	23	5	26	5					
15	11	4	47	2	44	3	50	3	52	3	54	3					
16	12	4	13	3	14	3											
17	13	4	15	2	17	3	20	3	23	3	26	3					
18	14	4	56	2	57	3	59	3	61	3	63	3					
19	15	3	15	5	15	7	15	9	24	3	30	3	47	3	50	3	
20	14	2	30	2	30	2	40	2	57	2							
21	17	4	31	4													
22	17	4	40	4													
23	17	4	49	4													
24	17	4	50	4													
25	15	10	16	2													
26	16	3	19	2	22	2	25	2	26	2							
27	17	10	16	2													
28	18	3	19	3													
29	22	4	32	2	41	2	50	2	59	2							
30	20	4	33	4													
31	20	4	42	4													
32	20	4	51	4													
33	20	2	60	4													
34	20	10	21	2													
35	21	3	22	3													
36	25	4	34	2	43	2	52	2	61	2							
37	23	4	35	4													
38	23	4	44	4													
39	23	4	53	4													
40	23	2	62	4													
41	23	10	24	2													
42	24	3	25	3													
43	24	4	36	2	45	2	54	2	63	2							
44	24	4	37	4													
45	24	4	46	4													
46	24	4	55	4													
47	24	2	64	4													
48	24	10	27	2													
49	27	3	28	3													
50	24	4	31	2	33	2	35	2	37	2							
51	30	4	31	3													
52	32	4	33	3													
53	34	4	35	3													

Figure 20(d): (Continued)

54	36	4	37	3						
55	38	4	40	2	42	2	44	2	46	2
56	34	4	40	3						
57	41	4	42	3						
58	43	4	44	3						
59	45	4	46	3						
60	47	4	48	2	51	2	53	2	55	2
61	48	4	49	3						
62	50	4	51	3						
63	52	4	53	3						
64	54	4	55	3						
65	56	4	58	2	60	2	62	2	64	2
66	57	4	58	3						
67	54	4	60	3						
68	61	4	62	3						
69	63	4	64	3						

Figure 20(d): (Continued)




Figure 20(e): Memory Circuit




Figure 20(e): (Continued)

1, 2, 3, and 4 respectively in line 2. The register OU is initialized to 4 in line 3. An input/output trigger TR (raising edge of ME) is declared in line 4. Line 5 reads in the values for RE, WR, and S when the TR is on. (There are 4 sets of values). The values of RI, R2, R3, R4, RE, WR, OU, and S are to be output when TR is on (line 6). The simulation is started with the <SI> in line 7. Figure 20(c) is the simulation output. Figure 20(d) shows the synthesis output for the memory circuit.

Figure 20(e) shows a circuit diagram for the 4 words, 4 bit/word memory circuit drawn from the synthesis output. The automatic design from the DDL description output does not add any more cells compared to the manual design.

6.4 VARIABLE TIMER

Figure 21 shows a variable timer circuit, along with the DDL description, DDLTRN output, simulation commands, simulation output, synthesis output, and the circuit using one synthesis output. Figure 21(a) is the block diagram for the variable timer circuit. The circuit consists of a divide by 3600 circuit R along with a counter CT that counts the number of times R goes to zero. CT is compared with the input setting IN. If IN equals CT, an output pulse is given, and the start register is reset to disable the clock. ABORT input clears R, CT and START. START input sets START. A detailed description of Figure 21(c) follows:

Line 1: The name of the system is VTMR.

Line 2: Declares 12 bits register R, 6 bits registers CT and IN (numbered 1 through 21). START and ABORT are 1 bit registers.

Line 3: A single phase clock (time) P.




Figure 21(a): Variable Timer




Figure 21(b): Variable Times Circuit


```

1: <SY>VTIME:
2: <M>M(12),L1(6),LN(6),SIAM1,ARUM1.
3: <I1>P.
4: <I>OU1,X,Y,AA(P).
5: <H>XA=CL*LN.
6: <P>Y=M(1)*M(2)*M(3)*M(9)*M(10)*M(11)*M(12),X=F(+XA).
7: <U>CALUP(12)*Z.
8: <I>Z(12),C(12).
9: <U>CC=(C(2:12))111).
10: <H>C=Z*CC,CALUP=Z*CL..
11: <AU>VIMM(2):P:
12: <S1>I(0):SIAM1:ARUM1)L1<=0.,ARUM1<=0,OU1=0,->S.
13: S(1):M<=CALUP*H,X,Y)->1;->S..
14: I(2):C1<=CALUP(7:12)*UCC(C13,X)OU1=1,ARUM1<=1,->1.....
15: <P>3,4,5,6,P.

```

Figure 21(c): Description for Variable Timer

PASSE--SURFACILITIES DISJOINED

```

<SY> VTYPE: 1=VTYPE'002,
      S=VTYPE'102,
      I=VTYPE'202,
      "1=1*SL6M1,
      "2="1*AP0M1,
      "3=SY, "4=SY,
      "5=1*X, XA=(C1*10),
      Y=(1)*H(2)*H(3)*H(4)*H(10)*H(11)*H(12),
      X=1(+XA),
      C(1:11)=Z(1:11)*C(2:12),
      C(12)=Z(12)*C1,
      CNLUP(1:11)=(Z(1:11)*C(2:12)),
      CNLUP(12)=(Z(12)*C1),
      P*2 + P*1) C1<="2*0 + 1*(CNLUP(7:12)),
      P*1 + P*5) 4P0*1<="1*0 + "5*101 ,
      001="1*0 + "5*101 ,
      P*1 + P*3 + P*4 + P*1) VTYPE="1*102 + "3*202 + "4*102 + 1*002,,
      P*5) P<=S*(CNLUP,,
      Z(1:6)=S*(1:6) + 1*006 ,
      Z(7:12)=S*(7:12) + 1*C1,
      .

```

Figure 21(a): (Continued)

```

1: <FL>4,8
2: <IN>IN/5
3: <IN>ABORT, START/1,1
4: <LO>I/H/3595
5: <IN>TR/TP/
6: <OU>IN/H,CT,IN,ABORT,START,CUT,VIPR/
7: <SI>120
8: <SI>

```

Figure 21(d): Simulation Commands

		A S E I V C A O T K K U N									
TIME	H	CT	IN	I	T	I	N				
0	0000	00	05	1	1	0	0				
2	3595	00	05	0	1	0	1				
4	3596	00	05	0	1	0	1				
6	3597	00	05	0	1	0	1				
8	3598	00	05	0	1	0	1				
10	3599	00	05	0	1	0	1				
12	3600	00	05	0	1	0	2				
14	3600	01	05	0	1	0	0				
16	3595	01	05	0	1	0	1				
18	3596	01	05	0	1	0	1				
20	3597	01	05	0	1	0	1				
22	3598	01	05	0	1	0	1				
24	3599	01	05	0	1	0	1				
26	3600	01	05	0	1	0	2				
28	3600	02	05	0	1	0	0				
30	3595	02	05	0	1	0	1				
32	3596	02	05	0	1	0	1				
34	3597	02	05	0	1	0	1				
36	3598	02	05	0	1	0	1				
38	3599	02	05	0	1	0	1				
40	3600	02	05	0	1	0	2				
42	3600	03	05	0	1	0	0				
44	3595	03	05	0	1	0	1				
46	3596	03	05	0	1	0	1				
48	3597	03	05	0	1	0	1				
50	3598	03	05	0	1	0	1				
52	3599	03	05	0	1	0	1				
54	3600	03	05	0	1	0	2				
56	3600	04	05	0	1	0	0				
58	3595	04	05	0	1	0	1				
60	3596	04	05	0	1	0	1				
62	3597	04	05	0	1	0	1				
64	3598	04	05	0	1	0	1				
66	3599	04	05	0	1	0	1				
68	3600	04	05	0	1	0	2				
70	3600	05	05	0	1	0	0				
72	3595	05	05	0	1	0	1				
74	3596	05	05	0	1	0	1				
76	3597	05	05	0	1	0	1				
78	3598	05	05	0	1	0	1				
80	3599	05	05	0	1	0	1				
82	3600	05	05	0	1	1	2				
84	3600	06	05	1	1	0	0				
86	3595	06	05	0	1	0	1				
88	3596	06	05	0	1	0	1				
90	3597	06	05	0	1	0	1				
92	3598	06	05	0	1	0	1				
94	3599	06	05	0	1	0	1				
96	3600	06	05	0	1	0	2				
98	3600	01	05	0	1	0	0				
100	3595	01	05	0	1	0	1				
102	3596	01	05	0	1	0	1				
104	3597	01	05	0	1	0	1				
106	3598	01	05	0	1	0	1				
108	3599	01	05	0	1	0	1				
110	3600	01	05	0	1	0	2				
112	3600	02	05	0	1	0	0				
114	3595	02	05	0	1	0	1				
116	3596	02	05	0	1	0	1				
118	3597	02	05	0	1	0	1				

SIMULATION TERMINATED BY STOP-COMMAND AT TIME=

120

Figure 21(e): Simulation Output

Line 4: Terminals OUT, X, Y are 1 bit long. Terminal XA is 6 bits long.

Lines 5-6: Line 5 compares each bit of CT and IN. If all bits are equal, then in line 6, X is set. Y checks for count in R to be 3600.

Lines 7-10: A special operator named by CNTUP. The output of the operator is 12 bits number. The input is through the argument Z (Z is a formal parameter). The operator CNTUP is simply an add 1 circuit.

Line 11: Automaton VTMR is controlled by the clock P. VTMR is 2 bits long, thus can have a maximum of 4 states.

Line 12: State I with identification 0. Automaton VTMR waits in I till START is 1. When START is 1, CT is reset if ABORT is 1; ABORT and OUT are reset, and a transition to state S is made (all in parallel). The period terminates I.

Line 13: State S with the designation 1. R is incremented by 1 (R is counted up from 3595 rather than zero, to save some simulation steps). Transition is made to state T, if Y is set, else remains in the same state. The periods terminate IF-THEN and state S.

Line 14: State T with the designation 2. CT is incremented by 1. OUT and ABORT are reset if X is set. Unconditional transition to state I is made. The periods at the end of line 14 terminate IF-THEN, state T, ST, AU and SY declarations respectively.

Line 15: Sets the flags of DDLTRN to output results at each of the six phases and facility table.

Figure 21(d) shows the input commands for DDLSIM. Flags for DDLSIM are set for decimal data input (4) and decimal data output (8) in line 1. Line 2 initializes IN with value 5. Line 3 initializes ABORT and START with 1. Line 4 loads R with 3595 whenever in I state.

IDENTIFIER TABLE

NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER
1	IC	2	VIMC	3	VIMC	23	VIMC
5	XXXXXXXX	6	SC	7	IC	24	IC
9	STMTC	10	"2C	11	APUMC	25	APUMC
13	YC	14	"4C	15	XXXXXXXX	26	XXXXXXXX
17	XC	18	XAC	19	CTC	27	CTC
21	XAC	22	CTC	23	IC	28	IC
25	CTC	26	IC	27	XAC	29	XAC
29	IC	30	XAC	31	CTC	30	CTC
33	XAC	34	CTC	35	IC	31	IC
37	IC	38	IC	39	IC	32	IC
41	IC	42	IC	43	IC	33	IC
45	XXXXXXXX	46	IC	47	IC	34	IC
49	IC	50	IC	51	IC	35	IC
53	IC	54	IC	55	IC	36	IC
57	IC	58	IC	59	IC	37	IC
61	IC	62	IC	63	IC	38	IC
65	IC	66	IC	67	IC	39	IC
69	IC	70	IC	71	IC	40	IC
73	CAIUPC	74	CAIUPC	75	CAIUPC	41	IC
77	CAIUPC	78	CAIUPC	79	CAIUPC	42	IC
81	CAIUPC	82	CAIUPC	83	CAIUPC	43	IC
85	XXXXXXXX	86	XXXXXXXX	87	XXXXXXXX	44	IC
89	XXXXXXXX	90	XXXXXXXX	91	XXXXXXXX	45	IC
93	IC	94	XXXXXXXX	95	XXXXXXXX	46	IC
97	XXXXXXXX	98	XXXXXXXX	99	XXXXXXXX	47	IC
101	XXXXXXXX	102	IC	103	IC	48	IC
105	XXXXXXXX	106	IC	107	IC	49	IC
109	IC	110	XXXXXXXX	111	IC	50	IC
113	XXXXXXXX	114	XXXXXXXX	115	XXXXXXXX	51	IC
117	XXXXXXXX	118	XXXXXXXX	119	XXXXXXXX	52	IC
121	XXXXXXXX	122	XXXXXXXX	123	XXXXXXXX	53	IC
125	XXXXXXXX	124	XXXXXXXX	125	XXXXXXXX	54	IC

Figure 21(f): Synthesis Output

Line 5 is output trigger TR (raising edge of P). Line 6 outputs R, CT, IN, ABORT, START, OUT, VTMR when TR is on. Line 7 stops simulation after time 120. The simulation is started with <SI> in line 8. The simulation output is given in Figure 21(e). Figure 21(f) gives synthesis output for the variable timer circuit.

Figure 21(b) shows the manual circuit for the variable timer. There are more cells in an automatic design compared to manual design. The excessive cells are due to the following:

(1) The manual design uses a binary counter. The counter in DDL description is described by add 1 circuit. This adds 24 more cells for line 10 of Figure 21(c).

(2) The use of the states in an automaton adds extra cells that are required in the automatic design. (The first 9 BEs which describe states, add 8, 2-input AND cells and 2-inverters. The condition portion of RTEs add 7 cells (1 standard cell 1800, 2-1870s, 1-1620, and 3-inverters, along with the 2-1930s to declare VTMR register).

6.5 MINICOMPUTER

Figure 22 shows a minicomputer description along with the DDLTRN output, simulation commands, simulation output, and synthesis output. For details of the DDL description Figure 22(a), refer to [4].

Figure 22(b) shows the input commands for DDLSIM. Flags for DDLSIM are set for decimal data input and output (4 and 8) in line 1. The memory locations 0 to 14 are initialized in lines 2 to 4. Line 5 reads PC value whenever in IN state. Line 6 initializes START with one. Line 7 outputs CPU, IR, PC, MAR whenever in IN state. Lines 8,9 output MAR, MBR, IR, ACC whenever in FE, and EX states. The simulation is started with line 10. Figure 22(c) shows the simulation output.

```

1:  <SY>MINI;
2:  <ME>MAH(0:7),MPT(0:11),PC(0:7),ACC(0:11).
3:  <MT>M(0:11)=OP(5)INITIAUR(P),MUN.
4:  <MT> X(0:11).
5:  <ME>M(256:12).
6:  <TE>MHUS(12).
7:  <LA>STANI.
8:  <TE>P(4).
9:  <II>M.
10: <OP>CALUP(H)X;
11:  <TE>X(H),C(P).
12:  <IO>CC=(C(2:P)IUI).
13:  <EO>C=X*CC,CALUP=X*CC..
14:  <OP>SUM(12)X,Y;
15:  <TE>X(12),C(12),Y(12),CUL(12).
16:  <IO>CJN=CUL(2:12)IUI.

```

Figure 22(a): Description for Minicomputer

```

17:      <EO>COUNT=X*Y+X*CLN+Y*CLN,
18:      SUM=X*Y*CLN..
19:      <AO>CLK(2):K:
20:      <SI>S(0):STAN1:P=H(4,->I.
21:      I(1):P=404,->J.
22:      J(2):P=214,->L.
23:      L(3):P=104,->S...
24:      <AO>CPU(4):K:
25:      <SI>I(0):STAN1:IF(4)ACC<=0,NAN<=PC,MH<=0,X<=0,
26:      NAN<=1,->FE..
27:      FE(1):HUN:IF(1)NAN<=PC.,IF(2)PC<=CNTUP$PC3,
28:      MHUS=N(MAN),MH<=MHUS.,IF(3)JH<=MBH.,
29:      IF(4)JUP(1)*UP(2)*UP(3)HUN<=0,->IN;
30:      JH111->DEF;->EX....
31:      DEF(2):IF(1)NAN<=ACM.,IF(2)MHUS=N(MAN),MH<=MHUS.,
32:      IF(3)JH<=MBH(4:11),IF(4)J->EX..
33:      FX(3):IF(4):IF#40D3->XAND #103 ->XAND #203 ->XISZ
34:      #303 ->XUCA #403 ->XJSK #503 ->XJMP #603 ->XHE1..

```

Figure 22(a): (Continued)

```

35: XAND(4):JP(1)IX<-ACC.,JP(2)IMAX<-ADM.,
36: JP(3)IHUS=N(MAH),MHK<-MHLS.,
37: JP(4)JITUP(3)JACC<-MHK*XIACC<-SUM3MHK,X3.,->FE..
38: XIS/5:JP(1)IMAX<-ADM..
39: JP(2)IHUS=N(MAH),MHK<-MHLS.,
40: JP(3)IMHK<-SUM3MHK,IU12f.,
41: JP(4)IHUS=MHK,M(MAH)<-MHLS,JP(+/MHK))
42: PL<-CN1UP*PCt,->FE..
43: XDLA(4):JP(1)IMHK<-ACC.,JP(2)IMAX<-ADM.,
44: JP(3)JALC<-0,MHUS=MHK,M(MAH)<-MHUS.,JP(4)I->FE..
45: XJSH(7):JP(1)IMHK<-0D4(PC.,JP(2)IMAX<-0.,
46: JP(3)IHUS=MHK,M(MAH)<-MHLS.,
47: JP(4)JPL<-ACT,->FE..
48: XHT1(4):JP(1)IMAX<-0.,JP(2)IHUS=N(MAH),
49: MHK<-MHUS.,JP(4)JPC<-MHK(4:11),->FE..
50: XJNT(4):JP(1)JPC<-ADM.,JP(4)I->FE.....
51: <PL>f1,f2.

```

Figure 22(a): (Continued)


```

C(1:7)=X*1(1:7)*C(2:8),
C(8)=X*1(8)*101,
CNTUP(1:7)=(X*1(1:7)*C(2:8)),
CNTUP(8)=(X*1(8)*101),
COU1(1:11)=(X*2(1:11)*Y(1:11) + X*2(1:11)*COU1(2:12) + Y(1:11)*COU1(2:12)),
COU1(12)=(X*2(12)*Y(12) + X*2(12)*001 + Y(12)*001),
SUM(1:11)=(X*2(1:11)*Y(1:11)*COU1(2:12)),
SUM(12)=(X*2(12)*Y(12)*001),
F="1*804 + 1*404 + J*204 + L*104",
J="1 + M*1 + M*J + M*11 CLK="1*102 + 1*202 + J*302 + L*002",
J="3 + M*24 + M*30 + M*34 ACC="3*001 + "29*MMMX + "30*SUM + "36*001",
J="3 + M*5 + M*13 + M*26 + M*31 + M*37 + M*41 + M*441 MAN="3*PC + "5*PC + "13*IM(4:11)
+ "26*IM(4:11) + "31*IM(4:11) + "37*IM(4:11) + "41*001 + "44*001",
J="3 + M*25) X="3*001 + "25*ACC",
J="3 + M*9) MUN="3*101 + "9*001",
J="3 + M*9 + M*11 + M*12 + M*16 + M*18 + M*19 + M*20 + M*21 + M*22 + M*23 + M*24
+ M*28 + M*34 + M*39 + M*43 + M*46 + M*48) CPU="3*104 + "9*004 + "11*204
+ "12*304 + "16*304 + "16*404 + "19*404 + "20*504 + "21*604 + "22*704 + "23*904 + "24*804
+ "28*104 + "34*104 + "39*104 + "43*104 + "46*104 + "48*104",
J="6 + M*35 + M*43 + M*46 + M*47) PC="6*CNTUP + "35*CNTUP + "43*IM(4:11) + "46*MMX(4:11)
+ "47*IM(4:11)",
X1="6*PC + "35*PC,
MBUS="6*IM(MAN) + "14*IM(MAN) + "27*IM(MAN) + "32*IM(MAN) + "34*IM(MAN) + "38*IM(MAN) + "42*IM(MAN) + "45*IM(MAN),
J="7) IM(0:3)="7*MMX(0:3),
J="7 + M*15) IM(4:11)="7*MMX(4:11) + "15*MMX(4:11),
X2="30*MMX + "33*MMX,
V="30*2 + "33*1012,
J="34 + M*38 + M*42) M(MAN)="34*MMX + "38*MMX + "42*MMX",
J="3 + M*6 + M*14 + M*27 + M*32 + M*33 + M*36 + M*45 + M*40) MM(0:3)="3*004 + "6*MMX(1:4)
+ "14*MMX(1:4) + "27*MMX(1:4) + "32*MMX(1:4) + "33*SUM(1:4) + "36*ACC(0:3) + "45*MMX(1:4)
+ "40*004",
J="3 + M*6 + M*14 + M*27 + M*32 + M*33 + M*36 + M*45 + M*40) MM(4:11)="3*008 + "6*MMX(5:12)
+ "14*MMX(5:12) + "27*MMX(5:12) + "32*MMX(5:12) + "33*SUM(5:12) + "36*ACC(4:11) + "45*MMX(5:12)
+ "40*PC",

```

Figure 22(a): (Continued)

DIGITAL DESIGN LANGUAGE SIMULATOR VERSION MSFC 1979 SIMULATION RUN 1

```

1:      <FL>4,M
2:      <IN>M(0:3)/5,6,7,F
3:      <IN>M(4:7)/4092,0,0,0
4:      <IN>M(8:14)/5,774,1030,1024,2564,1543,3584
5:      <WE>IN/PL/M
6:      <IN>START/1/
7:      <OU>IN/CPU,IM,PC,NAME/
8:      <OU>FF/NAME,MFF,IM,PC,ACC/
9:      <OU>EX/NAME,MFF,IM,PC,ACC/
10:     <SI>

```

Figure 22(b): Simulation Commands


```

C
P
U  IN  PC  MAR  MBR  MBR  IN  PC  ACC  MAR  MBR  IN  PC  ACC
00 0000 000 000
    008 0000 0000 008 0000
    005 0000 0005 009 0000
    000 0005 0768 010 0005
    006 0001 1030 011 0005
    004 4093 1028 012 0005
    012 2569 2569 009 0005
    001 0006 0769 010 0011
    006 0002 1030 011 0011
    004 4094 1028 012 0011
    012 2569 2569 009 0011
    002 0007 0770 010 0018
    006 0003 1030 011 0018
    004 4095 1028 012 0018
    012 2569 2569 009 0018
    003 0008 0771 010 0026
    006 0004 1030 011 0026
    004 0000 1028 013 0026
    007 0026 1543 014 0000
    008 0005 0005 009 0000
    006 0000 0768 010 0000
    010 1030 1030 011 0005
    011 1028 1028 012 0005
    012 2569 2569 013 0005
    006 0001 0769 010 0005
    010 1030 1030 011 0011
    011 1028 1028 012 0011
    012 2569 2569 013 0011
    006 0002 0770 010 0011
    010 1030 1030 011 0018
    011 1028 1028 012 0018
    012 2569 2569 013 0018
    006 0003 0771 010 0018
    010 1030 1030 011 0026
    011 1028 1028 012 0026
    013 1543 1543 014 0026
00 3584 015 014

```

```

END      OF FILE REACHED ON INPUT
SIMULATION TERMINATED AT TIME =      457

```

Figure 22(c): Simulation Output

IDENTIFIER TABLE

NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER	NO.	IDENTIFIER
1	SC	2	CLAC	3	CLAC	4	XXXXXXXXXX
5	XXXXXXXXXX	6	LC	7	JC	8	LC
9	JAC	10	CPUC	11	CPLC	12	CPUC
13	CPUC	14	XXXXXXXXXX	15	XXXXXXXXXX	16	XXXXXXXXXX
17	XXXXXXXXXX	18	FFC	19	DEFC	20	EXC
21	XANDC	22	AISC	23	XDCAC	24	XJSPC
25	XATC	26	XJPC	27	"1C	28	STARC
29	"2C	30	"3C	31	PC	32	"4C
33	MUNC	34	"5C	35	PC	36	"6C
37	PC	38	"7C	39	PC	40	"8C
41	"9C	42	PC	43	PC	44	PC
45	"10C	46	XXXXXXXXXX	47	"11C	48	PC
49	"12C	50	XXXXXXXXXX	51	"13C	52	"14C
53	"15C	54	"16C	55	"17C	56	"18C
57	XXXXXXXXXX	58	XXXXXXXXXX	59	XXXXXXXXXX	60	XXXXXXXXXX
61	"19C	62	XXXXXXXXXX	63	"20C	64	XXXXXXXXXX
65	"21C	66	XXXXXXXXXX	67	"22C	68	XXXXXXXXXX
69	"23C	70	XXXXXXXXXX	71	"24C	72	XXXXXXXXXX
73	"25C	74	"26C	75	"27C	76	"28C
77	"29C	78	XXXXXXXXXX	79	"30C	80	XXXXXXXXXX
81	"31C	82	"32C	83	"33C	84	"34C
85	"35C	86	PC	87	PC	88	PC
89	PC	90	PC	91	PC	92	PC
93	PC	94	PC	95	PC	96	PC
97	PC	98	XXXXXXXXXX	99	XXXXXXXXXX	100	XXXXXXXXXX
101	XXXXXXXXXX	102	"36C	103	"37C	104	"38C

Figure 22(d): Synthesis Output

105	"39C	1)	106	"40C	1)	107	"41C	1)	108	"42C	1)
109	"43C	1)	110	"44C	1)	111	"45C	1)	112	"46C	1)
113	"47C	1)	114	"48C	1)	115	XXXXXX	1)	116	C	1)
117	X"1C	1)	118	C	2)	119	X"1C	2)	120	C	3)
121	X"1C	3)	122	C	4)	123	X"1C	4)	124	C	5)
125	X"1C	5)	126	C	6)	127	X"1C	6)	128	C	7)
129	X"1C	7)	130	C	8)	131	X"1C	8)	132	C	7)
133	CNTUPC	2)	134	CNTUPC	3)	135	CNTUPC	4)	136	CNTUPC	5)
137	CNTUPC	6)	138	CNTUPC	7)	139	CNTUPC	8)	140	CNTUPC	1)
141	X"2C	1)	142	YC	1)	143	COUTC	2)	144	XXXXXX	1)
145	X"2C	2)	146	YC	2)	147	COUTC	3)	148	XXXXXX	1)
149	X"2C	3)	150	YC	3)	151	COUTC	4)	152	XXXXXX	1)
153	X"2C	4)	154	YC	4)	155	COUTC	5)	156	XXXXXX	1)
157	X"2C	5)	158	YC	5)	159	COUTC	6)	160	XXXXXX	1)
161	X"2C	6)	162	YC	6)	163	COUTC	7)	164	XXXXXX	1)
165	X"2C	7)	166	YC	7)	167	COUTC	8)	168	XXXXXX	1)
169	X"2C	8)	170	YC	8)	171	COUTC	9)	172	XXXXXX	1)
173	X"2C	9)	174	YC	9)	175	COUTC	10)	176	XXXXXX	1)
177	X"2C	10)	178	YC	10)	179	COUTC	11)	180	XXXXXX	1)
181	X"2C	11)	182	YC	11)	183	COUTC	12)	184	XXXXXX	1)
185	X"2C	12)	186	YC	12)	187	SUMC	1)	188	XXXXXX	1)
189	SUMC	2)	190	XXXXXX	1)	191	SUMC	3)	192	XXXXXX	1)
193	SUMC	4)	194	XXXXXX	1)	195	SUMC	5)	196	XXXXXX	1)
197	SUMC	6)	198	XXXXXX	1)	199	SUMC	7)	200	XXXXXX	1)
201	SUMC	8)	202	XXXXXX	1)	203	SUMC	9)	204	XXXXXX	1)
205	SUMC	10)	206	XXXXXX	1)	207	SUMC	11)	208	XXXXXX	1)
209	SUMC	12)	210	XXXXXX	1)	211	YC	1)	212	XXXXXX	1)

Figure 22(d): (Continued)

213	XXXXXXXX	1)	214	XXXXXXXX	1)	215	XXXXXXXX	1)	216	ACC	0)
217	X	0)	218	XXXXXXXX	1)	219	XXXXXXXX	1)	220	XXXXXXXX	1)
221	XXXXXXXX	1)	222	XXXXXXXX	1)	223	ACC	1)	224	X	1)
225	XXXXXXXX	1)	226	XXXXXXXX	1)	227	XXXXXXXX	1)	228	ACC	2)
229	X	2)	230	XXXXXXXX	1)	231	XXXXXXXX	1)	232	XXXXXXXX	1)
233	ACC	3)	234	X	3)	235	XXXXXXXX	1)	236	XXXXXXXX	1)
237	XXXXXXXX	1)	238	ACC	4)	239	X	4)	240	XXXXXXXX	1)
241	XXXXXXXX	1)	242	XXXXXXXX	1)	243	ACC	5)	244	X	5)
245	XXXXXXXX	1)	246	XXXXXXXX	1)	247	XXXXXXXX	1)	248	ACC	6)
249	X	6)	250	XXXXXXXX	1)	251	XXXXXXXX	1)	252	XXXXXXXX	1)
253	ACC	7)	254	X	7)	255	XXXXXXXX	1)	256	XXXXXXXX	1)
257	XXXXXXXX	1)	258	XXXXXXXX	1)	259	XXXXXXXX	1)	260	ACC	8)
261	X	8)	262	XXXXXXXX	1)	263	XXXXXXXX	1)	264	XXXXXXXX	1)
265	XXXXXXXX	1)	266	ACC	9)	267	X	9)	268	XXXXXXXX	1)
269	XXXXXXXX	1)	270	XXXXXXXX	1)	271	ACC	10)	272	X	10)
273	XXXXXXXX	1)	274	XXXXXXXX	1)	275	XXXXXXXX	1)	276	ACC	11)
277	X	11)	278	XXXXXXXX	1)	279	XXXXXXXX	1)	280	XXXXXXXX	1)
281	MAH	0)	282	XXXXXXXX	1)	283	XXXXXXXX	1)	284	XXXXXXXX	1)
285	XXXXXXXX	1)	286	XXXXXXXX	1)	287	XXXXXXXX	1)	288	XXXXXXXX	1)
289	XXXXXXXX	1)	290	XXXXXXXX	1)	291	MAH	1)	292	PC	1)
293	XXXXXXXX	1)	294	XXXXXXXX	1)	295	XXXXXXXX	1)	296	XXXXXXXX	1)
297	MAH	2)	298	PC	2)	299	XXXXXXXX	1)	300	XXXXXXXX	1)
301	XXXXXXXX	1)	302	XXXXXXXX	1)	303	MAH	3)	304	PC	3)
305	XXXXXXXX	1)	306	XXXXXXXX	1)	307	XXXXXXXX	1)	308	MAH	4)
309	PC	4)	310	MAH	4)	311	XXXXXXXX	1)	312	XXXXXXXX	1)
313	XXXXXXXX	1)	314	MAH	5)	315	PC	5)	316	MAH	5)
317	XXXXXXXX	1)	318	XXXXXXXX	1)	319	XXXXXXXX	1)	320	MAH	6)
321	PC	6)	322	MAH	6)	323	XXXXXXXX	1)	324	XXXXXXXX	1)
325	XXXXXXXX	1)	326	XXXXXXXX	1)	327	MAH	7)	328	PC	7)
329	MAH	7)	330	XXXXXXXX	1)	331	XXXXXXXX	1)	332	XXXXXXXX	1)

Figure 22(d): (Continued)

335	XXXXXXXX	1)	334	XXXXXXXX	1)	335	XXXXXXXX	1)	336	XXXXXXXX	1)
337	XXXXXXXX	1)	338	XXXXXXXX	1)	339	XXXXXXXX	1)	340	XXXXXXXX	1)
341	XXXXXXXX	1)	342	XXXXXXXX	1)	343	XXXXXXXX	1)	344	XXXXXXXX	1)
345	XXXXXXXX	1)	346	XXXXXXXX	1)	347	XXXXXXXX	1)	348	XXXXXXXX	1)
349	XXXXXXXX	1)	350	XXXXXXXX	1)	351	XXXXXXXX	1)	352	XXXXXXXX	1)
353	XXXXXXXX	1)	354	XXXXXXXX	1)	355	XXXXXXXX	1)	356	XXXXXXXX	1)
357	XXXXXXXX	1)	358	XXXXXXXX	1)	359	XXXXXXXX	1)	360	XXXXXXXX	1)
361	XXXXXXXX	1)	362	XXXXXXXX	1)	363	XXXXXXXX	1)	364	XXXXXXXX	1)
365	XXXXXXXX	1)	366	XXXXXXXX	1)	367	XXXXXXXX	1)	368	XXXXXXXX	1)
369	XXXXXXXX	1)	370	XXXXXXXX	1)	371	XXXXXXXX	1)	372	XXXXXXXX	1)
373	XXXXXXXX	1)	374	XXXXXXXX	1)	375	XXXXXXXX	1)	376	XXXXXXXX	1)
377	XXXXXXXX	1)	378	XXXXXXXX	1)	379	XXXXXXXX	1)	380	XXXXXXXX	1)
381	XXXXXXXX	1)	382	XXXXXXXX	1)	383	XXXXXXXX	1)	384	XXXXXXXX	1)
385	XXXXXXXX	1)	386	XXXXXXXX	1)	387	XXXXXXXX	1)	388	XXXXXXXX	1)
389	XXXXXXXX	1)	390	XXXXXXXX	1)	391	XXXXXXXX	1)	392	XXXXXXXX	1)
393	XXXXXXXX	1)	394	XXXXXXXX	1)	395	XXXXXXXX	1)	396	XXXXXXXX	1)
397	XXXXXXXX	1)	398	XXXXXXXX	1)	399	XXXXXXXX	1)	400	XXXXXXXX	1)
401	XXXXXXXX	1)	402	XXXXXXXX	1)	403	XXXXXXXX	1)	404	XXXXXXXX	1)
405	XXXXXXXX	1)	406	XXXXXXXX	1)	407	XXXXXXXX	1)	408	XXXXXXXX	1)
409	XXXXXXXX	1)	410	XXXXXXXX	1)	411	XXXXXXXX	1)	412	XXXXXXXX	1)
413	XXXXXXXX	1)	414	XXXXXXXX	1)	415	XXXXXXXX	1)	416	XXXXXXXX	1)
417	XXXXXXXX	1)	418	XXXXXXXX	1)	419	XXXXXXXX	1)	420	XXXXXXXX	1)
421	XXXXXXXX	1)	422	XXXXXXXX	1)	423	XXXXXXXX	1)	424	XXXXXXXX	1)
425	XXXXXXXX	1)	426	XXXXXXXX	1)	427	XXXXXXXX	1)	428	XXXXXXXX	1)
429	XXXXXXXX	1)	430	XXXXXXXX	1)	431	XXXXXXXX	1)	432	XXXXXXXX	1)
433	XXXXXXXX	1)	434	XXXXXXXX	1)	435	XXXXXXXX	1)	436	XXXXXXXX	1)
437	XXXXXXXX	1)	438	XXXXXXXX	1)	439	XXXXXXXX	1)	440	XXXXXXXX	1)
441	XXXXXXXX	1)	442	XXXXXXXX	1)	443	XXXXXXXX	1)	444	XXXXXXXX	1)
445	XXXXXXXX	1)	446	XXXXXXXX	1)	447	XXXXXXXX	1)	448	XXXXXXXX	1)

Figure 22(d): (Continued)

444	XXXXXXXXXX	1)	450	XXXXXXXXXX	1)	451	XXXXXXXXXX	1)	452	XXXXXXXXXX	1)
453	XXXXXXXXXX	1)	454	XXXXXXXXXX	1)	455	XXXXXXXXXX	1)	456	XXXXXXXXXX	1)
457	XXXXXXXXXX	1)	458	XXXXXXXXXX	1)	459	XXXXXXXXXX	1)	460	XXXXXXXXXX	1)
461	XXXXXXXXXX	1)	462	XXXXXXXXXX	1)	463	XXXXXXXXXX	1)	464	XXXXXXXXXX	1)
465	XXXXXXXXXX	1)	466	XXXXXXXXXX	1)	467	XXXXXXXXXX	1)	468	XXXXXXXXXX	1)
469	XXXXXXXXXX	1)	470	XXXXXXXXXX	1)	471	XXXXXXXXXX	1)	472	XXXXXXXXXX	1)
473	XXXXXXXXXX	1)	474	XXXXXXXXXX	1)	475	XXXXXXXXXX	1)	476	XXXXXXXXXX	1)
477	XXXXXXXXXX	1)	478	XXXXXXXXXX	1)	479	XXXXXXXXXX	1)	480	XXXXXXXXXX	1)
481	XXXXXXXXXX	1)	482	XXXXXXXXXX	1)	483	XXXXXXXXXX	1)	484	XXXXXXXXXX	1)
485	XXXXXXXXXX	1)	486	XXXXXXXXXX	1)	487	XXXXXXXXXX	1)	488	XXXXXXXXXX	1)
489	XXXXXXXXXX	1)	490	XXXXXXXXXX	1)	491	XXXXXXXXXX	1)	492	XXXXXXXXXX	1)
493	XXXXXXXXXX	1)	494	XXXXXXXXXX	1)	495	XXXXXXXXXX	1)	496	XXXXXXXXXX	1)
497	XXXXXXXXXX	1)	498	XXXXXXXXXX	1)	499	XXXXXXXXXX	1)	500	XXXXXXXXXX	1)
501	XXXXXXXXXX	1)	502	XXXXXXXXXX	1)	503	XXXXXXXXXX	1)	504	XXXXXXXXXX	1)
505	XXXXXXXXXX	1)	506	XXXXXXXXXX	1)	507	XXXXXXXXXX	1)	508	XXXXXXXXXX	1)
509	XXXXXXXXXX	1)	510	XXXXXXXXXX	1)	511	XXXXXXXXXX	1)	512	XXXXXXXXXX	1)
513	XXXXXXXXXX	1)	514	XXXXXXXXXX	1)	515	XXXXXXXXXX	1)	516	XXXXXXXXXX	1)
517	XXXXXXXXXX	1)	518	XXXXXXXXXX	1)	519	XXXXXXXXXX	1)	520	XXXXXXXXXX	1)
521	XXXXXXXXXX	1)	522	XXXXXXXXXX	1)	523	XXXXXXXXXX	1)	524	XXXXXXXXXX	1)
525	XXXXXXXXXX	1)	526	XXXXXXXXXX	1)	527	XXXXXXXXXX	1)	528	XXXXXXXXXX	1)
529	XXXXXXXXXX	1)	530	XXXXXXXXXX	1)	531	XXXXXXXXXX	1)	532	XXXXXXXXXX	1)
533	XXXXXXXXXX	1)	534	XXXXXXXXXX	1)	535	XXXXXXXXXX	1)	536	XXXXXXXXXX	1)
537	XXXXXXXXXX	1)	538	XXXXXXXXXX	1)	539	XXXXXXXXXX	1)	540	XXXXXXXXXX	1)
541	XXXXXXXXXX	1)	542	XXXXXXXXXX	1)	543	XXXXXXXXXX	1)	544	XXXXXXXXXX	1)
545	XXXXXXXXXX	1)	546	XXXXXXXXXX	1)	547	XXXXXXXXXX	1)	548	XXXXXXXXXX	1)
549	XXXXXXXXXX	1)	550	XXXXXXXXXX	1)	551	XXXXXXXXXX	1)	552	XXXXXXXXXX	1)
553	XXXXXXXXXX	1)	554	XXXXXXXXXX	1)	555	XXXXXXXXXX	1)	556	XXXXXXXXXX	1)
557	XXXXXXXXXX	1)	558	XXXXXXXXXX	1)	559	XXXXXXXXXX	1)	560	XXXXXXXXXX	1)
561	XXXXXXXXXX	1)	562	XXXXXXXXXX	1)	563	XXXXXXXXXX	1)	564	XXXXXXXXXX	1)
565	XXXXXXXXXX	1)	566	XXXXXXXXXX	1)	567	XXXXXXXXXX	1)	568	XXXXXXXXXX	1)
569	XXXXXXXXXX	1)									

Figure 22(d): (Continued)

162	1630	163	1670	164	1310	165	1430	166	1630	167	1670	168	1310
164	1630	170	1630	171	1670	172	1310	173	1630	174	1630	175	1670
176	1310	177	1630	178	1630	179	1670	180	1310	181	1630	182	1630
183	1670	184	1310	185	1630	186	1630	187	1300	188	1670	189	1300
190	1310	191	1630	192	1630	193	1670	194	1310	195	1630	196	1300
197	1630	198	1670	199	1310	200	1630	201	1630	202	1670	203	1310
204	1630	205	1630	206	1670	207	1310	208	1630	209	1600	210	1300
211	1600	212	1220	213	1600	214	1670	215	1300	216	1220	217	1630
218	1600	219	1670	220	1300	221	1220	222	1630	223	1600	224	1300
225	1670	226	1220	227	1630	228	1600	229	1670	230	1220	231	1630
232	1600	233	1670	234	1220	235	1630	236	1600	237	1670	238	1220
239	1630	240	1600	241	1300	242	1670	243	1220	244	1630	245	1600
246	1300	247	1300	248	1300	249	1670	250	1300	251	1300	252	1220
253	1630	254	1670	255	1300	256	1310	257	1620	258	1630	259	1620
260	1630	261	1620	262	1630	263	1620	264	1630	265	1620	266	1630
267	1620	268	1630	269	1620	270	1630	271	1620	272	1300	273	1630
274	1620	275	1630	276	1300	277	1620	278	1630	279	1620	280	1630
281	1620	282	1630	283	1670	284	1310	285	1630	286	1600	287	1600
288	1300	289	1600	290	1600	291	1300	292	1670	293	1240	294	1740
295	1740	296	1740	297	1730	298	1630	299	1740	300	1310	301	1720
302	1630	303	1740	304	1310	305	1720	306	1630	307	1720	308	1630
309	1600	310	1300	311	1620	312	1220	313	1600	314	1620	315	1220
316	1630	317	1600	318	1620	319	1220	320	1630	321	1600	322	1620
323	1220	324	1630	325	1600	326	1620	327	1220	328	1630	329	1600
330	1620	331	1220	332	1630	333	1600	334	1300	335	1300	336	1620
337	1220	338	1630	339	1600	340	1620	341	1220	342	1630	343	1600
344	1300	345	1300	346	1620	347	1300	348	1220	349	1630	350	1670
351	1310	352	1670	353	1310	354	1670	355	1310	356	1670	357	1310
358	1670	359	1310	360	1670	361	1310	362	1670	363	1310	364	1670

Figure 22(d): (Continued)

54	38	4	288	8	294	3	299	3										
55	39	4	44	3	46	3	48	3	50	3	52	3	54	3	56	3		
56	44	4	288	6	303	5												
57	40	3	43	4	45	4	47	4	49	4								
58	41	3	43	3	45	3	51	3	53	3								
59	42	3	43	2	47	2	51	2	55	2								
60	43	5	44	2														
61	46	4	287	4	303	4												
62	45	5	46	2														
63	46	4	287	2	294	2	303	3										
64	47	5	48	2														
65	50	4	289	8	299	2	303	2										
66	49	5	50	2														
67	52	4	289	6	295	5	300	2	304	2								
68	51	5	52	2														
69	54	4	289	4	295	4	307	3										
70	53	5	54	2														
71	56	4	289	2	307	2												
72	55	5	56	2														
73	57	4	254	2	257	3	259	3	261	3	263	3	265	3	267	3	269	3
74	58	4	209	2	213	3	216	3	223	3	228	3	232	3	236	3	240	3
75	59	4	388	3	485	2	491	5	496	5	502	5	507	5	512	2	518	5
76	60	4	62	3	64	3	291	6	295	3								
77	62	4	156	6	158	4	162	4	166	4	170	4	174	4	178	4	182	4
78	61	3	62	2														
79	64	4	156	4	159	5	163	5	167	5	171	5	175	5	179	5	183	5
80																		
81	65	4	211	8	215	5	220	5	225	5	229	5	233	5	237	5	242	5
82	66	4	388	2	487	4	491	3	496	3	502	3	507	3	514	6	518	3
83	67	4	435	3	437	3	439	3	441	3	444	3	447	3	450	3	453	3
84	68	4	73	3	291	6	295	2	371	7	373	7	375	7	377	7	379	7
85	73	4	309	6	313	7	317	7	321	7	325	7	329	7	335	7	339	7
86	69	5	156	3	313	2	371	2	371	4	371	6	399	2	435	2	435	4
87	69	4	162	3	317	2	373	2	373	4	373	6	401	2	437	2	437	4
88	69	3	166	3	321	2	375	2	375	4	375	6	403	2	439	2	439	4
89	69	2	170	3	325	2	377	2	377	4	377	6	405	2	441	2	441	4
90	70	5	174	3	329	2	379	2	379	4	379	6	409	2	409	4	444	2
91	70	4	178	3	333	2	381	2	381	4	381	6	412	2	412	4	447	2
92	70	3	182	3	334	2	384	2	384	4	384	6	415	2	415	4	450	2
93	70	2	186	3	343	2	386	2	386	4	387	6	419	2	419	4	453	2
94	71	5	192	3	389	2	390	4	390	6	422	2	422	4	456	2	457	4
95	71	4	197	3	392	2	392	4	392	6	425	2	425	4	459	2	459	4
96	71	3	201	3	394	2	394	4	394	6	428	2	428	4	461	2	461	4
97	71	2	205	3	396	2	396	4	396	6	431	2	432	4	463	2	463	4
98	69	6	72	2														
99	70	6	72	3														
100	71	6	72	4	73	2												
101	72	5																
102	74	4	487	4	492	5	497	5	503	5	508	5	514	4	520	7	528	7
103	75	4	211	6	214	3	219	3	225	3	229	3	233	3	237	3	242	3
104	76	4	156	2	371	5	373	5	375	5	377	5	379	5	381	5	384	5
105	77	4	290	4	296	5												
106	78	4	488	2	516	2	520	3	527	3	532	3	537	3	542	3	548	3
107	79	4	211	4														
108	80	4	371	3	373	3	375	3	377	3	379	3	381	3	384	3	386	3
109	81	4	290	2	296	4	309	4	313	5	317	5	321	5	325	5	329	5
110	82	4	211	2														
111	83	4	369	2	487	2	492	3	497	3	503	3	508	3	514	2	520	5
112	84	4	292	4	296	3	309	2	313	3	317	3	321	3	325	3	329	3

Figure 22(d): (Continued)

113	85	4	311	2	314	3	318	3	322	3	326	3	330	3	336	3	340	3	347
114	87	4	292	2	296	2													
115	87	3	87	2	21	4													
116	88	4																	
117	88	3	95	2	351	3													
118	88	2	89	4	95	3													
119	89	3	96	2	353	3													
120	89	2	90	4	96	3													
121	90	3	97	2	355	3													
122	90	2	91	4	97	3													
123	91	3	98	2	357	3													
124	91	2	92	4	98	3													
125	92	3	99	2	359	3													
126	92	2	93	4	99	3													
127	93	3	100	2	361	3													
128	93	2	94	4	100	3													
129	94	3	101	2	363	3													
130	94	2	101	3	102	2													
131																			
132	95	4	313	6	313	8													
133	96	4	317	6	317	8													
134	97	4	321	6	321	8													
135	98	4	325	6	325	8													
136	99	4	329	6	329	8													
137	100	4	335	6	335	8													
138	101	4	339	6	339	8													
139	102	3	343	6	344	2													
140	104	3																	
141	103	5	103	7	126	2	436	3											
142	103	3	103	6	126	3	467	3											
143	103	2	103	4	106	3	127	3											
144	103	4	104	2															
145	105	5	105	7	126	2	438	3											
146	105	3	105	6	128	3	468	4											
147	105	2	105	4	108	3	129	3											
148	105	6	106	2															
149	107	5	107	7	130	2	440	3											
150	107	3	107	6	130	3	469	4											
151	107	2	107	4	110	3	131	3											
152	107	4	108	2															
153	109	5	109	7	132	2	443	3											
154	109	3	109	6	132	3	470	4											
155	109	2	109	4	112	3	133	3											
156	109	4	110	2															
157	111	5	111	7	134	2	446	3											
158	111	3	111	6	134	3	471	4											
159	111	2	111	4	114	3	135	3											
160	111	4	112	2															
161	113	5	113	7	136	2	449	3											
162	113	3	113	6	136	3	472	4											
163	113	2	113	4	116	3	137	3											
164	113	4	114	2															
165	115	5	115	7	138	2	452	3											
166	115	3	115	6	138	3	473	4											
167	115	2	115	4	118	3	139	3											
168	115	4	116	2															
169	117	5	117	7	140	2	455	3											
170	117	3	117	6	140	3	475	4											
171	117	2	117	4	120	3	141	3											

Figure 22(d): (Continued)

408	348	4	349	3															
409	350	6	351	2															
410	352	6	353	2															
411	354	6	355	2															
412	356	6	357	2															
413	358	6	359	2															
414	360	6	361	2															
415	362	6	363	2															
416	365	3	365	3															
417	366	3	366	5	368	5	486	6	491	9	496	9	502	9	507	9	512	6	519
418	366	6	367	2															
419	370	4																	
420	368	6	370	2															
421	369	3	370	3															
422	372	3	491	2	491	4	491	6	491	8	492	2							
423	371	8	372																
424	374	3	496	2	496	4	496	6	496	8	497	2							
425	373	6	374	2															
426	376	3	502	2	502	4	502	6	502	8	503	2							
427	375	6	376	2															
428	378	3	507	2	507	4	507	6	507	8	508	2							
429	377	6	378	2															
430	380	3	518	2	518	4	518	6	518	8	520	4							
431	379	8	380	2															
432	383	3	523	2	524	4	525	6	526	8	527	4							
433	382	3	382	7	384	7	387	7	390	7	392	7	394	7	396	7	480	6	483
434	382	6	383	2															
435	385	3	531	2	531	4	531	6	531	8	532	4							
436	384	8	385	2															
437	388	3	536	2	536	4	536	6	536	8	537	4							
438	387	3	387	5	390	5	392	5	394	5	396	5	480	4	482	3			
439	387	8	388	2															
440	391	3	540	2	540	4	540	6	540	8	542	4							
441	390	3	390	3	392	3	394	3	396	3	480	2	482	2					
442	390	6	391	2															
443	393	3	547	2	547	4	547	6	547	8	548	4							
444	392	6	393	2															
445	395	3	552	2	552	4	552	6	552	8	554	4							
446	394	6	395	2															
447	397	3	558	2	558	4	558	6	558	8	559	4							
448	396	6	397	2															
449	398	4	400	2	402	2	404	2	406	2									
450	399	4	400	3															
451	401	4	402	3															
452	403	4	404	3															
453	405	4	406	3															
454	407	6	408	2															
455	408	3	411	2	414	2	418	2	421	2	424	2	427	2	430	2	434	2	
456	409	6	410	2															
457	410	3	411	3															
458	412	6	413	2															
459	413	3	414	3															
460	416	3	416	5	419	5	422	5	425	5	428	5	432	5					
461	416	6	417	2															
462	417	3	418	3															
463	419	6	420	2															
464	420	3	421	3															
465	424	4																	
466	422	6	423	2															

Figure 22(d): (Continued)

526	511	3	511	4															
527	513	3	513	8															
528	513	10	517	2															
529	515	3	515	9	516	3													
530	515	10	517	3															
531	516	4	517	4															
532	517	5	522	2	530	2	535	2	539	2	545	2	550	2	556	2	561		
533	519	3	519	9	526	4	531	9	536	4	540	9	547	9	552	9	558		
534	519	10	521	2															
535	520	10	521	3															
536	521	4	522	3															
537	524	3	524	3	531	3	536	3	540	3	547	3	552	3	558	3			
538	525	3	525	5	531	5	536	5	540	5	547	5	552	5	558	5			
539	526	3	526	7	531	7	536	7	540	7	547	7	552	7	558	7			
540	526	10	529	2															
541	528	3	528	5	532	5	537	5	542	5	548	5	554	5	559	5			
542	528	10	529	3															
543	529	4	530	3															
544	531	10	534	2															
545	533	3	533	7	537	7	542	7	548	7	554	7	559	7					
546	533	10	534	3															
547	534	4	535	3															
548	536	10	538	2															
549	537	10	538	3															
550	538	4	539	3															
551	540	10	544	2															
552	542	3	542	2	548	2	553	2	559	2									
553	543	3	543	9	548	9	554	9	559	9									
554	543	10	544	3															
555	544	4	545	3															
556	546	3	546	4															
557	547	10	549	2															
558	548	10	549	3															
559	549	4	550	3															
560	551	3	551	4															
561	552	10	555	2															
562	554	3	554	3	559	3													
563	554	10	555	3															
564	555	4	556	3															
565	557	3	557	4															
566	558	10	560	2															
567	559	10	560	3															
568	560	4	561	3															
569	562	3	562	4															

Figure 22(d): (Continued)

Figure 22(d) shows the synthesis output for the minicomputer.

6.6 SUMMARY

From the above examples, it is clear that DDLSYN adds some extra inverters in an automatic design. Other extra cells in an automatic design are dependent on the DDL description. State declaration adds some extra cells in the automatic design. Careful use of state is absolutely necessary to keep the logic optimum.

CHAPTER 7. CONCLUSIONS

An algorithm to synthesize the logic implied by a DDL description along with its implementation details were given. The net and cell table outputs of the synthesis program DDLSYN are of the format required by the other CADAT programs. Manual generation and inputting of the net data into the CADAT system is very time consuming. DDLSYN does this automatically. The net table created by DDLSYN is stored as a disk resident file. Other CADAT programs can use this file very easily.

The DDLSYN is general enough to be useful in any LSI design environment. Formal logic minimization aspects were not considered during DDLSYN implementation, although the constants and operations involving constants were taken care of. A D flip-flop is assumed for each bit of the registers declared in DDL. The available inverted output of the flip-flop is not used in the synthesis process. Hence, some additional inverters are generated for synthesis. The modularity DDL description is lost during synthesis, since the system is synthesized as a single unit.

The hardware generated by DDLSYN is almost equivalent in cost to that designed manually. Some additional hardware is generated due to the finite state machine model assumed by DDL. Careful use of <ID> and <BO> declarations is needed to generate minimum hardware.

BIBLIOGRAPHY

1. S. G. Shiva, "Combinational Logic Synthesis from an HDL Description," Proc. of 17th Design Auto. Conf., pp. 550-555, June 1980.
2. S. G. Shiva, "Computer Hardware Description Languages - A Tutorial," Proc. IEEE, Vol. 56, pp. 1605-1615, Dec. 1979.
3. D.L. Dietmeyer and J.R. Duley, "Register Transfer Languages and their Translation," in Digital System Design Automation: Languages Simulation and Data Base, M.S. Breuer, Ed., Woodland Hills, CA: Computer Science Press, 1975, Ch. 2, pp. 117-218.
4. S. G. Shiva, "Digital Systems Design Language," NAS8-33096, Marshall Space Flight Center, AL, Oct. 1979.
5. W. M. VanCleemput, "Computer Hardware Description Languages and their Applications," Proc. Design Auto. Conf., pp. 554-560, June 1979.
6. W. M. VanCleemput, "An Hierarchial Language for the Structural Description of Digital Systems," in Proc. Design Auto. Conf., pp. 377-385, 1977.
7. T. C. Bartee, Digital Computer Fundamentals, Fourth Edition, McGraw-Hill Kogakusha, LTD., Tokyo, 1977.
8. H. Taub and D. Schilling, Digital Integrated Electronics, McGraw-Hill Kogakusha, LTD., Tokyo, 1977.
9. W. M. VanCleemput, "The Role of Design Automation in the Design of Digital Systems," Computer-Aided Design Tools for Digital Systems, IEEE Catalog No. EH0132-1, pp. 1-8, 1979.
10. S. G. Shiva, "Use of DDL in an Automatic LSI Design and Test System," Proc. Int. Conf. on CHDL's Applications, pp. 28-32, Oct. 1979.
11. S. G. Shiva, "A Comparison of Hardware Description Languages," NASA CR-157762, AL, Oct. 1978.
12. J. M. Gould, "The Large Scale Microelectronics Computer-Aided Design and Test System," NASA TM-78202, Marshall Space Flight Center, AL, Oct. 1978.
13. T. M. Edge, "C-MOS Bulk Metal Design Handbook," NASA TM-78126, Marshall Space Flight Center, AL, June 1977.


14. D. L. Dietmeyer and J. R. Duley, "A Digital Systems Design Language (DDL)," IEEE Trans. Comput., Vol. C-17, pp. 350-361, Sept. 1968.
15. D. L. Dietmeyer, "DDLTRN-Users Manual," Dept. Elec. Comput. Eng., University of Wisconsin-Madison.
16. D. L. Dietmeyer, "DDLSIM-Users Manual," Dept. Elec. Comput. Eng., University of Wisconsin-Madison.
17. D. L. Dietmeyer, "Introducing DDL," Computer Aided Design Tools for Digital Systems, IEEE Catalog No. EH0132-1, pp. 55-59, 1979.
18. M. H. Doshi and D. L. Dietmeyer, "Automated PLA Synthesis of the Combinational Logic of a DDL Description," University of Wisconsin-Madison, Rep. ECE 78-17, Nov. 1978.
19. R. E. Swanson, Z. Navabi and F. J. Hill, "An AHPL Compiler/Simulator System," Proc. Sixth Texas Conf. Comput. Syst., pp. 595-613, July 1968.
20. N. Kawato, T. Saito, F. Maruyama, and T. Venara, "Design and Verification of Large Scale Computers by using DDL," in Proc. Design Auto. Conf., pp. 360-366, June 1979.
21. T. D. Friedman and S. C. Yang, "Methods used in an Automatic Logic Design Generator (ALERT)," IEEE Trans. Comput. Vol. C-18, pp. 595-613, July 1968.

APPENDIX A. SYNTAX DIAGRAMS FOR DDL CONSTRUCTS


APPENDIX A. SYNTAX DIAGRAMS FOR DDL CONSTRUCTS

The syntax diagrams for the DDL description constructs are given in this appendix. For the detailed description and examples of DDL constructs, refer to [6].



NAME




INTEGER



CONSTANT


SECONDARY
IDENTIFIER

SUBSCRIPT





SELECTION OPERATION











EXTENSION
OPERATION


BOOLEAN EXPRESSION

CONNECTION
OPERATIONGO TO
OPERATION


ARGUMENT

TRANSFER
OPERATOROPERATOR
CALL







Boolean OPERATION




Element




INPUT OR OUTPUT




Identifier







AUTOMATION




HEAD




BODY




FACILITY DECLARATION







HEAD - Same as Automaton




Operator



HEAD









BODY





APPENDIX B. SYNTAX DIAGRAMS FOR SIMULATOR COMMANDS

APPENDIX B. SYNTAX DIAGRAMS FOR SIMULATOR COMMANDS

The syntax diagrams for the DDL simulator commands are given in this appendix. For the detailed description and examples of DDL simulator commands refer to [6].










Simulate

```

graph LR
    Simulate --> Flag
    Flag --> Join1(( ))
    Join1 --> Integer[Integer]
    Integer --> Join2(( ))
    Join2 --> Flag
    Join2 --> Exit(( ))
  
```

The flowchart for 'Simulate' starts with an input arrow pointing to a box labeled 'Flag'. From 'Flag', an arrow goes to a circular join node. From this join node, one arrow loops back to the input of 'Flag', and another arrow points to a box labeled 'Integer'. From 'Integer', an arrow goes to a second circular join node. From this second join node, one arrow loops back to the input of the first join node, and another arrow exits the flowchart to the right.



APPENDIX C. FLOWCHARTS

APPENDIX C. FLOWCHARTS

This appendix presents the detailed flowcharts of the synthesis program. Refer to Table 6 and 7 in Chapter 5 for the array names and variables used in the flowcharts.

